

Volume 8. No. 10, October 2020 International Journal of Emerging Trends in Engineering Research Available Online at http://www.warse.org/IJETER/static/pdf/file/ijeter488102020.pdf

https://doi.org/10.30534/ijeter/2020/488102020

# Design and Analysis of Braun Multiplier Using CMOS/GDI Technique for Signal Processing

S Karthick<sup>1</sup>, K Nehru<sup>2</sup>, C Kamalanathan<sup>3</sup>, M Abdullah<sup>4</sup>, S Ananthakumaran<sup>5</sup>

<sup>1</sup>Department of Electronics and Communication Engineering,

<sup>5</sup>Department of Computer Science and Engineering,

Koneru Lakshmaiah Education Foundation, Vaddeswaram, AP, India

<sup>2</sup>Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering,

Telangana, India

<sup>3</sup>Department of Electrical, Electronics and Communication Engineering, GITAM School of Technology,

GITAM Deemed to be University, Bengaluru Campus

<sup>4</sup>Department of Electronics and Communication Engineering, Bannari Amman Institute of Technology, TN,

India

karthickapplied@gmail.com<sup>1</sup>, nnehruk@gmail.com<sup>2</sup>, kamalanadhan@gmail.com<sup>3</sup>,

abdullahbinmohan@gmail.com<sup>4</sup>, bhashkumaran@gmail.com<sup>5</sup>

#### ABSTRACT

Efficient arithmetic circuits are needed for cost effective and computation intense signal processing applications. Electronic appliances such as pagers, notebook computers and laptops demands high reliable and portable circuits. With the advent of high performance chips, power dissipation has gained its importance for efficient chip design. The need to explore efficient design techniques has increased to achieve high throughput and reduced power dissipation. Addition is an obligatory and crucial arithmetic operation used in application specific and general purpose systems. This paper discusses the design of efficient adder and its implementation in Braun multiplier using different logic styles like Gate Diffusion Input (GDI) logic and Complementary Metal Oxide Semiconductor (CMOS). The design is implemented in Cadence Virtuoso tool for 45 nm technological node. The GDI logic style reduces the delay of Braun multiplier by 42.38% with power optimization compared with CMOS logic style.

**Key words:** Braun Multiplier, Kogge Stone Adder, GDI, CMOS, Digital Filter

#### **1. INTRODUCTION**

Arithmetic circuits are extensively used in Very Large Scale Integration (VLSI), Signal Processing and video processing applications. The current cutting-edge technologies pay the way for the end user to improve the flexibility and make the device portable. Arithmetic circuits play a vital role since performance metrics like die-area, speed of operation and power dissipation depend on the efficiency of the data path elements. The CMOS technology is used to optimize the performance of the logic circuit. As the feature size of the CMOS technology continues to scale down, leakage power has become an ever-increasing important part of the total power consumption of a chip. A reduction in the transistor count will have a drastic influence in the performance of the VLSI circuits. The reduction in the transistor size is much essential to increase the chip density. But the scaling of transistor leads to short channel effects [1]. The dynamic power of the circuit depends on frequency of operation and activity factor [2]. The delay reduction can be obtained due to less no of interconnections and reduction the node capacitance. In GDI technique the voltage drop across the N-channel is reduced which in turn reduces the power consumption of the transistor [3]. The GDI logic helps to the reduce the transistor count and allows to obtain the reduction in power consumption.

### 2. RELATED WORKS

Multipliers play an important role in today's digital signal processing. As the technology improves over a period of time the need of efficient multiplier attract its significance which offer reduced power consumption with optimized speed for VLSI implementation. The transistor count is reduced by 8T full adder to improve the performance [4]. The adder performance has huge impact on the optimization of the multiplier [5]. Braun multiplier is the simplest parallel multiplier, with optimized dynamic range and throughput compare to traditional multipliers [6]. [7] Leakage power increases when scaling is performed to increase the chip density. [8] Improves the Area Delay Product (ADP) and Power Delay Product (PDP) by decreasing the transistor count of adder elements. [9] Reduced the sub threshold leakage current intern reduces the leakage power using 8T cell design. [10] To optimize the threshold voltage the substrate bias

voltage of MOS transistor is controlled. [11] Proposed inner gate engineered Metal Oxide Semiconductor Field Effect Transistor (MOSFET) to reduce the leakage current in turn reduce the power consumption of the transistor. In Sub micron CMOS technology temperature drift plays the major role in designing efficient systems [12]. The MOSFET transistor switches are not able to operate at high voltages even the it has advantage in terms of speed and transistor size [13]. The power efficient memory cell is implemented using GDI logic [14].[15] Designed a CMOS invertor with second function to reduce the total number of gates.[16] designed and simulated CMOS logic to obtain high fan out and less delay circuits. [17] Implemented Braun multiplier using various full adders with different transistor count to obtain high speed circuits at the expense of increased in the chip area. [18] Utilized parallel adders to improve the speed of an arithmetic circuit. The conventional Braun multiplier will have ripple carry adder at the final addition stage. It is replaced by Kogge stone adder with 14T XOR and 12T XOR gate to decreases the delay [19]. The multiplier like Braun multiplier, Vedic multiplier and Baugh Wooley multiplier using Kogge stone adder is implemented to optimist the delay. The Braun multiplier outperforms other multipliers in terms of throughput [20].

The high speed Kogge stone adder of various bits is designed and simulated using Xilinx ISE tool. The result shows the Kogge stone adder outperformed the other conventional adders in terms of speed with increase in die area [21]. The power consumption and transistor count can be reduced by GDI technique [22].[23] Designed and implemented Kogge stone adder using CMOS and GDI logic and simulated using Cadence design suite for 180nm technology. The results show that the Kogge stone adder designed using GDI logic consumes less no of transistor. [24] Compared the performance of CMOS and GDI logic styles. [25] Designed 64-bit Kogge stone adder and simulated using Mentor graphics EDA tool in 130nm technological node. Due to less fan-out and minimum logic depth Kogge stone adder designed using GDI technique has higher throughput. [26] Using faster adders like carry select, carry save and Kogge stone adder designed multiplier to improve the performance. [27] Designed a full adder circuit based on GDI and transmission gate technique to optimize the power dissipation. [28] Optimized the full adder using GDI technique. The simulation is done using CADENCE tool at 45nm technology reveals an optimization in terms of power dissipation

#### **3. BRAUN MULTIPLIER**

Braun multiplier saves an array of carry to optimize the speed. The structure comprises of cluster of AND gates and adders arranged in the iterative way. It is called as non-additive multipliers. A  $z^*z$  bit Braun multiplier can be

planned with (z-1) adders and  $z^2$  AND gate as shown in Figure 1. In parallel with AND gate each product term is generated. The partial product at a particular row is added with previously generated sum of partial products.



Figure 1: Braun Multiplier

With the generated sum has to be added with one bit shifted carry out. The Carry Save Adder performs the carry out shifting operation and final stage addition to obtain the final partial product term is carried by Ripple carry adder (RCA). For less than 16 bits these multiplier optimize the circuit in terms of speed, die area and power consumption. The delay depends on the Full Adder and RCA adder in the last stage. The power and area can be reduced by using bypassing techniques like row bypassing and column bypassing techniques. The modified adder cell in two-dimensional bypassing consists of a FA, tri-state buffers, 2-to-1 mux and AND gate at the carry output of FA as represented in Figure 2.



Figure 2: 4\*4 Bypassing Braun Multiplier

#### 4. IMPLEMENTATION OF BRAUN MULTIPLIER USING CMOS & GDI TECHNIQUE

To verify the performance of the Braun multiplier it is implemented in Cadence Virtuoso tool for 45 nm technology The GDI logic and CMOS logic for different components are implemented.

#### 4.1 Inverter

The inverter is the fundamental gates in electronics. It consists of a PMOS and NMOS connected as shown in Figure 3. It produces the output which is exact inverse of input. The circuitry of inverter while designed using CMOS & GDI technique is unique. The no of transistor required for implementation of inverter is 2.



Figure 3: Inverter

#### 4.2 AND Gate

The AND gate is a basic digital logic gate that implements logical conjunction. A logical high output is generated when the applied inputs are all high value even if one input value is low logic then it gives logic low output. A two input AND gate is implemented using CMOS and GDI logic. The total number of transistor required to implement two input AND gate is 6 using CMOS logic and 2 when implemented using GDI logic. The Figure 4 shows the logical diagram for AND gate using CMOS and GDI styles.



Figure 4: AND Gate Using a) CMOS b) GDI

#### 4.3 OR Gate

The OR gate implements logical disjunction. The OR gate will produce logic low only when the applied all input value is low. The OR gate will be used to find the logic low value among the applied input values. The number of PMOS and NMOS transistor required implementing two inputs OR gate is 6 and 2 for CMOS and GDI logic respectively. Figure 5 represents CMOS and GDI two input OR gate.



Figure 5: OR Gate Using a) CMOS b) GDI

#### 4.4 EXOR Gate

The Exclusive OR (EXOR) gate produces high output when the applied numbers of true inputs are odd. The modulo-2 addition will be performed by EXOR gate. The total no of PMOS required implementing EXOR gate is 7 for CMOS and 2 for GDI and the NMOS required is 7 and 2 respectively. Figure 6 shows the EXOR gate implementation using CMOS and GDI logic.



Figure 6: EXOR Gate Using a) CMOS b) GDI

#### 4.5 Multiplexer

Multiplexer (MUX) is a device that permits the digital signal from various sources and routed it onto a single line for

transmission. A multiplexer of  $2^n$  inputs has [n] select lines, which decides which input line has to be transmitted to the output. Figure 7 shows the MUX architecture design. The MUX can be designed by using 12 MOSFETs in CMOS logic, in which 6 PMOS, 6 NMOS are used, whereas GDI logic requires 1 PMOS and 1 NMOS to implement.



Figure 7: MUX Architecture Using a) CMOS b) GDI

#### 4.6 Full Adder

The full-adder circuit adds two input bits (A, B) with the input carry(C). It outputs two one-bit binary numbers, sum (S) and carry (C1). The full adder circuit is shown in Figure 8. The full-adder is usually a component in a cascade of adders, which add 4, 8, 16, 32 bits of binary numbers. The full adder shown in Figure 8 consist of AND, OR and EXOR gates. These gates are implemented using CMOS and GDI technique. When a full adder is implemented using CMOS logic the total no of transistor required is 46. The number of transistor need is 14 while implemented in GDI logic.



Figure 8: Full Adder Circuit

#### 4.7 Kogge Stone Adder

To obtain the high performance arithmetic circuits Kogge stone Adder is used. The Kogge stone adder is a 4-bit adder in which the number of inputs is 8 with a carry bit, which are summed to get 4 sum bits and 1 final carry out bit. It consists of pre-processing, carry generation and post processing stage. Figure 9 represents the logical diagram of Kogge stone Adder.



Figure 9: Kogge Stone Adder

Figure 10 shows the output wave form sum and carry bits for the given input condition. The bits  $a_0$ ,  $b_0$ ,  $c_{in}$  are added and the corresponding sum is obtained. Whereas, the carry out generated is sent to next stage as  $c_{in}$ . Similarly for  $a_1$ ,  $b_1$ ,  $a_2$ ,  $b_2$ ,  $a_3$ ,  $b_3$  the similar performance is carried and the final carry is taken as  $c_{out}$ .



Figure 10: Kogge Stone Adder Output Waveform

Table 1 show the transistor count of Kogge stone adder designed using CMOS and GDI logic. The number of gates required to design a Kogge Stone adder is 14 AND gate + 5 OR gate + 8 EXOR. The transistor count of the Kogge Stone adder is 226 when designed using CMOS logic. While design the Kogge Stone adder using GDI technique the transistor count is 82.

Adder	Gate	Using CMOS	Using GDI	
Adder	type	Transistor Count	Transistor Count	
Kogge	AND	84	56	
stone	OR	30	10	
Adder	EXOR	112	16	

Table 1: Transistor Count of Kogge Stone Adder

#### 4.8 Braun Multiplier

In Braun multiplier parallel computation of the partial products are done and the end result will be obtained by collection of Carry Save Adders. The completion time is limited by the depth of the carry save array, and by the carry propagation in the adder. Figure 11 shows 4\*4 Braun multiplier design. The inputs are applied to the AND gates and the output of AND gate is applied to the adder cells. The adder cells gives two outputs sum and carry which are propagated to next stage as inputs.



Figure 11: 4\*4 Braun multiplier using Kogge Stone Adder

Here, all the bits from p0 to p6 are obtained by adding the respective terms in those columns, whereas p7 is the final

propagation carry bit. If in any cases we get 0 bits in product of two binary numbers, all those terms are directly bypassed and the product output is generated. Kogge Stone adder is used at the final addition stage to optimize the power and critical delay. Figure 12 shows the waveforms of the Braun multiplier using Kogge stone adder. The circuit is simulated for an input conditions A = 1101 and B = 0110, the final output values are 01001110 as shown in Figure 12. Similarly random inputs are applied to verify the functionality of the circuit. The Braun multiplier is designed using CMOS logic style and GDI logic style and the output is verified.



Figure 12: Braun multiplier Output waveform

Figure 13 to 16 shows the power and critical delay of the Braun Multiplier implemented using Kogge stone adder in CMOS and GDI logic.

Virtuoso (R) Visualization & Analysis XL calculator	
Eile Iools View Options Constants Help	cādence
In Context Results DB: /root/simulation/om/sa_45_test/spectre/schematic/psf	-
ii app plot erplot jii	
⊖vt ⊖vf ⊖vdc ⊖vs ⊖op ⊖var ⊖vn ⊖sp ⊖vswr ⊖hp ⊖zm	
ott off oidc ois opt omp ovn2 ozp oyp ogd odata	
🔾 Off 🔾 Family 💿 Wave 💆 Clip 🛛 🦣 🐗 Append 🛛 🔽 Rectangular 🔽 🎯 目	
Key Pa@ × 17.22E-6	
7 8 9 / 1 5 6 *	
1 2 3 - 0	

Figure 13: Average Power of Braun multiplier designed using CMOS Logic

Key Rag X         State	a 0.1020	
4 S S C C C C C C C C C C C C C C C C C		
2 2 2     2 2 2 2 2 2 2 2 2 2 2 2	▲ 2 12 24 19 24 18 18 17 12 14 1 3 <	
Stack         average(p8D5da("pwr" / "result "tran"))         average(p8D5da("pwr" / "result "tran"))           average(p3da(r)(nt v("hett" * "result "tran"))         average(p3da(r)(nt v("hett" * "result "tran"))           average(p3da(r)(nt v("hett" * "result "tran"))         average(p3da(r)(nt v("hett" * "result "tran"))           average(p3da(r)(nt v("hett" * "result "tran"))         average(p3da(r)(nt v("hett" * "result "tran"))           average(p3da(r)(nt v("hett" * "result "tran"))         average(p3da(r)(nt v("hett" * "result" tran"))           average(p3da(r)(nt v("hett" * "result" tran"))         average(p3da(r)(nt v("hett" * result" tran"))           average(p3da(r)(nt v("hett" * result" tran"))         average(p3da(r)(nt v("hett" * result" tran"))           average(p3da(r)(nt v("hett" * result" tran"))         average(p3da(r)(nt v("hett" * result" tran"))           average(p3da(r)(nt v("hett" * result" tran"))         average(p3da(r)(nt v("hett" * result" tran"))           average(p3da(r)(nt v("hett" * result" tran"))         average(p3da(r)(nt v("hett" * result" tran"))           average(p3da(r)(nt v("hett" * result" tran"))         average(p3da(r)(nt v("hett" * result" tran"))           average(p3da(r)(nt v("hett" * result" tran"))         average(p3da(r)(nt v("hett" * result" tran"))           average(p3da(r)(nt v("hett" * result" tran"))         average(p3da(r)(nt v("hett" * result" tran"))           average(p3da(r)(nt v("hett" * result" tran"))         averad(r)(nt v(nt v(nt v(nt v(nt v(nt v(nt v(nt v	- J 🗈 🔛 🕸 😥 💌 🏁 🎬 🌁 🧱 🎒 🧇 🦿	
Stack         average(gelData("pw" "nexut "tran"))           average(gelData("pw" "nexut "tran"), "value1 0.9, ?edge1 "ether", ?nth1 1, ?ht1 0.0, ?wr2 v('/y' "resut "tran"), ?value2 0.9, ?edge2 "ether", ?nth2 1, ?ht2           ?htdp://mit.wither.mit/ deasy("NMVriet" ?result "tran"), "value1 0.9, ?edge1 "ether", ?nth1 1, ?ht1 0.0, ?wr2 v('/y' "result "tran"), ?value2 0.9, ?edge2 "ether", ?nth2 1, ?ht2 null, ?ht1 deasy("NMVriet" ?result "tran"), ?value1 0.9, ?edge1 "ether", ?nth1 1, ?ht1 0.0, ?wr2 v('/y' "result "tran"), ?value2 0.9, ?edge2 "ether", ?nth2 1, ?ht2 null, ?ht1		
sverage(gelDalar'pwr/ Tresul Tran'))     sverage(delay("pwr/ Yresul Tran'), ?value1 0.3, ?edge1 'ether', ?nh1 1, ?hf1 0.0, ?wr2 v(')y' ?resul Tran'), ?value2 0.9, ?edge2 'ether', ?nh2 1, ?hf2     subar ("multiple mi))     deay("Multiple "Result" ?seul Tran'), ?value1 0.9, ?edge1 'ether', ?nh1 1, ?hf1 0.0, ?wr2 v(')y' ?result "fran'), ?value2 0.9, ?edge2 'ether', ?nh2 1, ?hf2		
everage(deley(\nit) v(\nit) v(\nit) result tran), rvalue1 0.9, redge1 *ether', rnh1 1, ?h1 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, redge2 *ether', ?nh2 1, ?h12 (http://document.org/), rualue2 0.9, redge2 *ether', ?nh2 1, ?h12 (http://document.org/), rualue2 0.9, redge2 *ether', ?nh2 1, ?h12 (http://document.org/), ?value2 0.9, redge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, redge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, redge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, redge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, redge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh13 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh13 1, ?h13 0.0, ?w/3 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh13 1, ?h13		į
everage(deley(\nit) v(\nit) v(\nit) result tran), rvalue1 0.9, redge1 *ether', rnh1 1, ?h1 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, redge2 *ether', ?nh2 1, ?h12 (http://document.org/), rualue2 0.9, redge2 *ether', ?nh2 1, ?h12 (http://document.org/), rualue2 0.9, redge2 *ether', ?nh2 1, ?h12 (http://document.org/), ?value2 0.9, redge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, redge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, redge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, redge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, redge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh1 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh13 1, ?h13 0.0, ?w/2 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh13 1, ?h13 0.0, ?w/3 v(\y' ?result tran), ?value2 0.9, ?edge2 *ether', ?nh13 1, ?h13	a(nati)ata("mur" ?rasuit "tran")	
Stop mi, ?multiple nill) delay(?wf1 w(?net1" ?result "tran"), ?value1 0.9, ?edge1 "either", ?nth1 1, ?td1 0.0, ?wf2 w(?y" ?result "tran"), ?value2 0.9, ?edge2 "either", ?nth2 1, ?td2 nil , ?std		nth2 1. ?td2 nil
		?td2 nil , ?stop
nil, ?multiple nil) delay??wf1 w(?net3" ?result "tran"), ?value1 0.9, ?edge1 "either", ?nth1 1, ?td1 0.0, ?wf2 v(?v)" ?result "tran"), ?value2 0.9, ?edge2 "either", ?nth2 1, ?td2 nil, ?stc		9td2 nil - 2cton
ail Qualifield ailt		ruic mi, roup
Im. rhudghe mi) delay(?v/f) v("/net3" ?result "tran"), ?value1 0.9, ?edge1 "either", ?nth1 1, ?td1 0.0, ?vrf2 v("/v" ?result "tran"), ?value2 0.9, ?edge2 "either", ?nth2 1, ?td2 nil , ?stc		?td2 nil , ?stop
👞 nil, ?multiple nil)	ultiple nil)	

Figure 14: Average Power of Braun multiplier designed using GDI Logic

🗬 Applications Places System 🔗	6:01 PM	9
Virtuoso (R) Visualization & Analysis XL calculator	ť	_ 0 ×
Elle Iools <u>V</u> lew <u>Options</u> <u>Constants</u> <u>H</u> elp		cādence
In Context Results DB: /root/simulation/bmksa_45_test/spectre/schematic/psf		
II app plot erplot II		
⊖ vt   ⊖ vf   ⊖ vdc   ⊖ vs   ⊖ op ⊖ var   ⊖ vn   ⊖ sp ⊖ vswr ⊖ hp ⊖ zm		
Oit Oif Oidc Ois Opt Omp Ovn2 Ozp Oyp Ogd Odata		
🕒 Off 🕞 Family 💿 Wave 🔽 Clip   🐘 🚛 Append 🔤 Rectangular 📘 🔅   🗄		
Key Paif X         14 5E-12           7         8         7           4         5         6		
123 - 1		

# Figure 15: Dealy of Braun multiplier designed using CMOS Logic

Key   7 8 4 5		
2 ±		6>
		1.0
	Jelay(2vrf1 v("Xv0" ?result "tran"), ?value1 0.9, ?edge1 "either", ?nth1 1, ?td1 0.0, ?vx2 v("/p4" ?result "tran"), ?value2 0.9, ?edge2 "either", ?nth2 1, ?td2 nil, ?stop ul. ?mutificia nil)	- 6
	nil, ?multiple nil) selay(?wf1 w("x61" ?result "bran"), ?value1 0.9, ?edge1 "either", ?nth1 1, ?hd1 0.0, ?wf2 v("/p1" ?result "bran"), ?value2 0.9, ?edge2 "either", ?nth2 1, ?hd2 nil , ?stop	C
	il, ?muttple nil)	( III )
	il, "huldpe in) Seley(Nin' (YK)" Yresult Tran'), Tvaluet 0.9, ?edget "ether", Yrchi 1., ?ddt 0.0, Yw2 v(?jp1" ?result tran'), ?value2 0.9, ?edge2 "ether", ?rch2 1., ?ddp ii J. "huldpe in) Seley(Nin' (?jv2" fresult Tran'), Tvaluet 0.9, ?edget "ether", ?rchi 1., ?ddt 0.0, ?w2 v(?jp1" ?result tran'), ?value2 0.9, ?edge2 "ether", ?rch2 1., ?ds2 nii, ?dsp	100

Figure 16: Dealy of Braun multiplier designed using GDI Logic

# 5. SIMULATION RESULTS AND PERFORMANCE ANALYSIS

The Braun multiplier is implemented in 45nm technology in Cadence Virtuoso tool. The circuit schematics designed and are simulated for functional verification. The Braun multiplier is designed using ripple carry adder, 14 transistor adder circuit, Kogge stone adder for both CMOS/GDI logic. The power, delay and Power delay product (PDP) is shown in the Table 2. From the reports, it is observed that the Braun multiplier designed using ripple carry adder and 14 transistor adder consumes power of 10.33  $\mu$ W and 20.01  $\mu$ W respectively. It can observed from the table that power consumption of the Braun multiplier designed using the Kogge stone adder in GDI logic is reduced by 34.99% and 61% compared with Braun multiplier designed using ripple

carry adder and Kogge stone adder in CMOS logic due to the minimization of the switching activity and leakage current reduction.

Table 2: Performance Comparisons of Braun Multiplier

Performance Metrics Multiplier Design	Power (µW)	Delay (ps)	PDP (µW-ps)
Using ripple carry adder in CMOS	10.33	143.9	1486.487
Using 14 transistor adder in CMOS	20.01	34.45	689.344
Using kogge stone adder in CMOS	17.22	114.5	1971.690
Using kogge stone adder in GDI	6.716	65.97	443.054



Figure 17: PDP of 4\*4 Braun Multiplier

The delay of the Braun multiplier designed by Kogge stone adder in GDI logic is reduced by 42.38 % compared with CMOS logic. This is due to the minimization of the critical path delay. The reduced power dissipation demonstrates the PDP reduction as shown in Table 2.



Figure 18: Direct Form I FIR Filter Structure

A plot of power delay product for 4\*4 Braun multiplier designed using different logic for 45 nm technological nodes is shown in Figure 17. The performance of the Braun multiplier designed using different logic styles is verified by implementing in 8 tap 8-bit coefficient band pass filter. Direct form 1 FIR filter is represented in Figure 18. The band pass filter described using Verilog-HDL is simulated in Xilinx ISE tool and its functional verification is done. The FIR filter module is synthesized using Cadence Virtuoso tool with respect to 45 nm technological library.

Table 3: Performance Estimates of Digital Filter				
Implemented Using Braun Multiplier				

Digital Filter Design	Power (µW)	Delay (ps)	PDP (µW- ps)
Using 8*8 Braun multiplier designed using ripple carry adder in CMOS	109.2	569.8	62197
Using 8*8 Braun multiplier designed using 14 transistor adder in CMOS	208.7	135.1	28184
Using 8*8 Braun multiplier designed using kogge stone adder in CMOS	179.3	445.4	79843
Using 8*8 Braun multiplier designed using kogge stone adder in GDI	69.7	253.9	17706

The band pass filter designed using Braun multiplier with various logic styles are designed for comparison. The delay, power dissipation and PDP extracted from the simulation analysis are given in Table 3. Band pass filter using Braun multiplier designed using kogge stone adder in GDI logic style reveal a power and PDP reduction of 36.14% and 37.17% compared to the best of design used for comparison

### 6. CONCLUSION

This Braun Multiplier is implemented with CMOS and GDI logic. The Braun multiplier using different adder is implemented in 45 nm technology using Cadence Virtuoso tool. Braun multiplier designed using Kogge stone adder in GDI technique achieves a better performance with the average power value of  $6.71\mu$ w. The reduced power consumption reflected in its PDP value. Band pass filter when implemented using Braun multiplier with kogge stone adder in GDI reveals a PDP reduction of 37.17% compared with other techniques. From the results, it is evident that Braun Multiplier implemented using Kogge Stone Adder in GDI technique reveals reduced critical path delay with minimized power consumption which suits for efficient DSP applications.

## REFERENCES

- [1] R.S. Kumar, P.M.R. Anand, S.Karthick, R.N. Kumar, R.Poornachandran and N.M.Kumar, "Performance Analysis of Enhancement Mode Composite Channel MOSHEMT Device for Low Power Applications", In Proc. of International Conference on Advances in Computing and Communication Engineering, pp. 1-5, 2019.
- [2] K. Nehru and T.T. Linju, "Design of 16 Bit Vedic Multiplier Using Semi-Custom and Full Custom Approach", Journal of Engineering Science & Technology Review, Vol. 10, No. 2, pp. 220-232, 2017.
- [3] C. Priyanka, N. Manoj Kumar, L. Sai Priya, B. Vaishnavi and M. Rama Krishna, "Low power and high speed GDI based convolution using Vedic multiplier", International Journal of Engineering and Technology, Vol. 7, No. 2.7, pp. 733-738, 2018.
- [4] K. Nehru and A. Shanmugam, "Design of high-performance low-power full adder" International journal of computer applications in technology, Vol. 49, No. 2, pp. 134-140, 2014.
- [5] R.N. Kumar, S. Karthick, R.S. Valarmathi and D.R. Kumar, "Design and analysis of multiply and accumulation units using low power adders", Journal of Computational and Theoretical Nanoscience, Vol. 15, No. 5, pp. 1712-1718, 2018.
- [6] P. Sangeetha and A.A. Khan, "Comparison of Braun multiplier and Wallace multiplier techniques in VLSP", 4th International Conference on Devices, Circuits and Systems, pp. 48-53, 2018.
- [7] B.V.V Satyanarayana and M. Durga Prakash, "Design and Performance Analysis of Transmission Gate Based 8T SRAM Cell Using Heterojunction Tunnel Transistors (HETTs)", International Conference on Recent Innovations in Electrical, Electronics and Communication Engineering, pp. 1372-1376, 2018.
- [8] K.V. Pavan Kumar, G.L. Sravanthi, N. Suresh Kumar and V.S.V. Prabhakar, "Performance analysis of 6transistor single bit adder element", International Journal of Innovative Technology and Exploring Engineering, Vol. 8, No. 6, pp. 1677-1681, April 2019.
- [9] B.N.K Reddy, Ch. Ramalingaswamy, R. Nagulapalli and Ramesh Dharavath, "A novel 8T SRAM with improved cell density", Analog Integrated Circuits and Signal Processing, Vol. 98, No. 2, pp. 357-366, 2019.
- [10] K. K. Mandrumaka and F. Noorbasha, "A low power 10 bit SAR ADC with variable threshold technique for biomedical applications", SN APPLIED SCIENCES, Vol. 1, No. 8, pp. 918, 2019.
- [11] Biswajit Jena, Sidhartha Dash, Soumya Ranjan Routray and Guru Prasad Mishra, "Inner-Gate-Engineered GAA MOSFET to Enhance the Electrostatic Integrity", NANO, Vol. 14, No. 10, pp. 1950128 (1-8), 2019.
- [12] R. Nagulapalli, "A CMOS Self-Bias CTAT Current Generator with Improved Supply Sensitivity", Journal

of Circuits Systems and Computers, Vol. 28, No. 13, pp. 1950226 (1-5), 2019.

- [13] J. Sivavara Prasad, Y.P. Obulesh and Ch. Sai Babu, "FPGA controlled five level soft switching full bridge DC-DC converter for high power applications", Cogent Engineering, Vol. 3, No. 1, pp. 1-19,2016.
- [14] M. Siva Kumar, S. Inthiyaz, M. Aditya, P. Rupanjani, B. Aravind, M. Mukesh and S. Tulasi, "Implementation of GDI logic for power efficient SRAM cell with dynamic threshold voltage levels", International Journal of Emerging Trends in Engineering Research, Vol. 7, No. 12, pp. 902-906,2019.
- [15] J.L. Prasanna, K.N.J Lasya, M.S. Abbas and S. Sushmanth, "CMOS inverter with second function", International Journal of Innovative Technology and Exploring Engineering, Vol. 8, No. 7, pp. 2812-2816, 2019.
- [16] R. K. Patjoshi, C. Suvarsha, S.K.I Ali, S.K.M. Basha and D. Anjum, "Design and analysis of novel high performance CMOS domino-logic for high speed applications", ARPN Journal of Engineering and Applied Sciences, Vol. 12, No. 17, pp. 5109-5114,2017.
- [17] D.K. Deeksha Kiran, R. Shilpa and B. Kavyashree, "VLSI Implementation of Braun Multiplier using Full Adder", International Conference on Current Trends in Computer, Electrical, Electronics and Communication, pp. 499-504,2017.
- [18] K. Nehru, A. Shanmugam and S. Vadivel, "Design of 64-bit low power parallel prefix VLSI adder for high speed arithmetic circuits", International Conference on Computing, Communication and Applications, pp. 1-4, 2012.
- [19] B. Neeraja and R.S. Goud, "Design of an Area Efficient Braun Multiplier using High Speed Parallel Prefix Adder in Cadence", International Conference on Electrical, Computer and Communication Technologies, pp. 1-5, 2019.
- [20] A. Raju and Sa. Sudhir Kumar,"Design and performance analysis of multipliers using Kogge Stone Adder", International Conference on Applied and Theoretical Computing and Communication Technology, pp. 94-99, 2017.
- [21] R. Adusumilli and V. Kumar, "Design and Implementation of a high speed 64 bit Kogge-Stone adder using Verilog HDL", International Journal of Electrical and Electronic Engineering and Telecommunication, Vol. 4, No. 1, pp. 13-18, 2015.
- [22] K. Nehru, M.R. Babu, J. Sravana and S. Reddy, "Performance analysis of low power and high speed 16-Bit CRC Generator using GDI technique", 3<sup>rd</sup> International Conference on Advanced Computing and Communication Systems, Vol. 1, pp. 1-5,2016.
- [23] C.N. Shilpa, K.D. Shinde and H.V. Nithin, "Design, implementation and comparative analysis of Kogge Stone adder using CMOS and GDI design: A VLSI based approach", International Conference on Computational Intelligence and Communication

Networks, pp. 570-574, 2016.

- [24] N. Kandasamy, N. Telagam and F. Ahmad, "A New Approach for Cyclic Combinational Circuit Using TGDI", Procedia computer science, pp. 645-652,2018.
- [25] B. Penumutchi, S. Vella and H. Satti, "Kogge Stone Adder with GDI technique in 130nm technology for high performance DSP applications", International Conference on Smart Technologies for Smart Nation, pp. 5-10, 2017.
- [26] S. Nikhil and P.V. Lakshmi, "Implementation of a high speed multiplier desired for high-performance applications using kogge stone adder", International Conference on Inventive Computation Technologies, Vol. 1, pp. 1-4, 2016.
- [27] N. Kandasamy, F. Ahmad, S. Reddy, N. Telagam and S. Utlapalli, "Performance evolution of 4-bit MAC unit using hybrid GDI and transmission gate based adder and multiplier circuits in 180 and 90 nm technology", Microprocessors and Microsystems, Vol. 59, pp. 15-28, 2018.
- [28] K. Prasanna Kumar, V. Venkata prudhvi, P. Sree Poojya and N. Sai souminth, "Implementation of full Adder with 2x1 Mux using Optimised Gdi Technique", International Journal of Innovative Technology and Exploring Engineering, Vol. 9, No. 2, pp.4184-4189, 2019.