An Improved Bandwidth, Resistance Compensated Cascode Current Mirror

Shruti Suman1, Harshita Saini2, Ngangbam Phalguni Singh3
ECE Department, Koneru Lakshmaia Education Foundation (K L University), Andhra Pradesh, India1,3
C-DAC’s Advanced Computing Training School, Pune, India2
shrutisuman23@gmail.com1, harsha.saini94@gmail.com2
phalsingh@gmail.com3

ABSTRACT

With increase in popularity of efficient low-power compact hardware and medical devices with better efficiency and battery backup has increased the need to utilize reliable methods for designing analog and mixed-signal circuits. The desired circuit performance with least power consumption can be achieved by relative scaling of device geometry and its parameters [1-5]. The conventional gate-driven technique is not much effective in this respect so the research has been done on the usage of non-conventional techniques. An alternate to conventional techniques can be a bulk-driven technique. Here, the input is connected at the bulk terminal of the MOSFET instead of biasing it with either the source terminal or the supply voltages thus removing the threshold voltage. The self-biased technique is used to attain high output impedance and high voltage swing with low power consumption [6-7]. The super-cascode technique is utilized at the output to improve the swing of waveform. Bandwidth of circuit is also enhanced using the compensating resistance technique. The simulations of the proposed current mirror are carried out at 180 nm CMOS technology [8-10].

Key words: Current mirror, Self-biased, Gate-driven, Bulk-driven.

1. INTRODUCTION

A Current mirror (CM) is a circuit that generates the replica of current at input end onto the output end irrespective of the loading conditions [11]. CMs are the basic component of various analog and mixed-signal design such as level shifters, amplifiers, filters, etc. It also finds applications in biomedical engineering for designing various equipment [12-15]. An efficiently designed CM can improve the overall performance of such systems. Theoretically, the cascade configuration of transistors boosts the accuracy of a CM and increase the output resistance though with an increase in supply voltage requirement there is a reduction in the input/output compliance range thus making it incompatible with current technology trend. The current mirror proposed here utilizes the bulk-driven concept to boost the performance of low voltage analog circuit without any modification in existing MOS structure also it utilizes the wide-swing characteristic of the self-biased technique [16]. It also makes use of compensating resistance technique to enhance the bandwidth of the circuit and the super-cascode technique is applied at the output end to obtain higher output impedance.

2. BASIC CURRENT MIRROR

The core of any CM is the basic CM shown in Figure 1. It is composed of two n-MOS transistors namely M1 and M2, a reference current source $I_{Re, f}$ connected to the drain of transistor M1. The transistor M1 is in the diode configuration with its gate connected to the drain. The gate of transistors M1 and M2 are coupled together while the output is taken at the drain of transistor M2. As the transistor M1 is in diode configuration it always functions in saturation mode and since the gate-source potential of both the transistors is equal, M2 also operates in saturation. Therefore, the drain current $I_{D}$ of the transistors [while overlooking the Channel Length Modulation (CLM) effect] is given as:

$$I_{D} = \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_t)^2$$

(1)

Thus, reference current $I_{Re, f}$ can be written as:

$$I_{Re, f} = \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS1} - V_t)^2$$

(2)

and, the output current

$$I_{Out} = \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS2} - V_t)^2$$

(3)
where, $\mu_n$ is the carrier mobility, $C_{ox}$ is the oxide capacitance, $W$ is the transistor’s aspect ratio, $V_{GS}$ is the gate-to-source potential and $V_i$ is the threshold voltage of the transistor. Since $V_{GS1} = V_{GS2} = V_{GS}$. On equating equation (2) and (3), we get

$$\frac{I_{out}}{I_{Ref}} = \left(\frac{W}{L}\right)_2 \left(\frac{W}{L}\right)_1$$

(4)

From equation (4), it can be concluded that the replica of current at input end can be generated at the output end when the aspect ratio of both the MOSFETs M1 and M2 are equal i.e. when transistors M1 and M2 are matched. Miller Effect comes into shape for the above expression when CLM is considered. To overcome this effect cascade current mirror was introduced.

![Figure 1: Basic Current Mirror](Image)

### 3. CASCODE CURRENT MIRROR

A pair of transistors connected in common gate configuration one over the other, to provide current buffering for the output of a common source amplifying transistor is referred as cascading. It increases the output impedance of a current source and serves as a high-gain amplifier. Due to high current transfer error and low output resistance CM performance is inadequate for high-performance applications, which can be improved by reducing CLM effect using cascode technique [17].

CCM (Cascade Current Mirror) technique is utilized to attain superior current matching characteristics at both output and input node and to improve the circuit gain, but with a shortcoming of reduced voltage swing. The basic CCM circuit is illustrated in Figure 2. It can be understood as two basic current mirror stages cascaded one over the other (M1, M2, M3 and M4), one reference current source $I_{Ref}$ and an output $I_{out}$. Transistors M1 and M3 are in the diode configuration. The transistors M1 and M3 are gate coupled with transistor M2 and M4 respectively [18–19].

In basic CM circuit analysis, we have neglected the CLM effect but practically, a significant error is introduced during current copying due to the CLM effect, especially if narrow channel transistors are used. Considering CLM effect for basic current mirror, we can write

$$I_{DA} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_1 (V_{GS} - V_i)^2 (1 + \lambda V_{DS1})$$

(5)

$$I_{D2} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_2 (V_{GS2} - V_i)^2 (1 + \lambda V_{DS2})$$

(6)

where, $\lambda$ = channel length modulation parameter. and hence,

$$\frac{I_{D2}}{I_{D1}} = \left(\frac{W}{L}\right)_2 (1 + \lambda V_{DS2}) \left(\frac{W}{L}\right)_1 (1 + \lambda V_{DS1})$$

(7)

Drain-source voltage of M1 is equal to its gate-source voltage since the MOSFET M1 is diode connected and as M1 and M2 are gate coupled the gate-source voltage of both the transistors is equal i.e. $V_{DS1} = V_{GS1} = V_{GS2}$ while $V_{DS2}$ may or may not be equal to $V_{GS2}$ since the circuitry is fed by transistor M2.

In order to overpower the CLM effect, a cascode current source is used because cascode devices are capable to shield the transistor variations from lower stages i.e.

$$\frac{I_{D2}}{I_{D3}} = \frac{I_{D1}}{I_{D4}}$$

(8)

or,

$$\frac{(W/L)_2 (1 + \lambda V_{DS2})}{(W/L)_3 (1 + \lambda V_{DS3})} = \frac{(W/L)_1 (1 + \lambda V_{DS1})}{(W/L)_4 (1 + \lambda V_{DS4})}$$

(9)
If, CLM effect is neglected \( \frac{(W/L)_2}{(W/L)_1} = \frac{(W/L)_3}{(W/L)_4} \),
then \( V_{GS2} = V_{GS1} \) and \( V_{DS2} = V_{DS1} \). The main advantage of using cascade current mirror is it shoots up the required supply voltage while the input and output compliances decrease.

4. SELF-BIASED HIGH SWING CASCODE CURRENT MIRROR

After exploring a lot of literatures on CM it was concluded that the CMs operating in saturation mode has higher trans-conductance compared to those operating in linear or sub-threshold mode leading to higher bandwidth and enhanced input and output impedances. Figure 3 shows the self-biased cascode current mirror (SBCCM) [20]. As compared to cascode CM this technique shows an improvement by a factor of \( V_T \) leading to the low supply voltage. It also provides the benefit of reduced power consumption and enhanced output resistance and high voltage swing. The input impedances of SBCCM is given as:

\[
r_{in} = \frac{V_{in}}{i_{in}} = \frac{1}{g_{m3}} + R
\]

and output impedances of SBCCM is given as:

\[
r_{out} \approx r_{o1} r_{o2} \left( g_{m2} + g_{mb2} \right)
\]

for \( g_o r_o >> 1 \) & \( r_o > R \)

while the bandwidth is given as

\[
\omega_0 = \sqrt{\frac{g_{m2} g_{m3}}{C_{gs2} (C_{gs1} + C_{gs3})}}
\]

5. BULK-DRIVEN CURRENT MIRROR

The bulk-driven SBCCM is illustrated in Figure 4 [21], as is evident, the input signal is applied at the bulk-drain connection of the transistor whereas the gate terminals are biased by a constant voltage \( V_{DD} \), thus enabling the channel formation. At the input and output terminal of the device, a lower voltage drop is required as the threshold voltage \( (V_T) \) requirement is removed from the signal path, enabling the circuit to function at lower supply voltages as compared to its gate-driven complements. The reliance of the MOSFET current on bulk-drain voltage is validated by the fixed potential given at the gate terminal. It is given by equation:

\[
I_D(sat) = \frac{\beta}{2} \left( V_{GS} - V_{TO} - \frac{1}{\sqrt{2}} \phi_f - V_{BS} + \frac{1}{\sqrt{2}} \phi_f \right)^2
\]

\[
V_{DS} > V_{GS} - V_T
\]

where, \( \beta = \mu C_{ox} W / L, \) \( \mu \) is the carriers’ mobility, \( C_{ox} \) is the capacitance at the gate-oxide interface (per unit area), \( \frac{W}{L} \) is MOSFET’s aspect ratio, \( \phi_f \) is absolute fermi-potential, \( V_T \) is the threshold voltage of MOSFET at zero bias and \( \gamma \) is the body-effect coefficient of MOSFET.

The current through MOSFETs can be determined by Eq. (13), for variation in potential VBS.

For bulk-driven SBCCM, the input resistance is given as:
\[ r_{in} = \frac{v_{in}}{i_{in}} \approx R + \frac{1}{g_{mb3}} \]  
(14)

For bulk-driven SBCCM the output resistance is given as:

\[ r_{out} \approx r_{01} r_{02} (g_{m2} + g_{mb2}) \]  
(15)

And the bandwidth is obtained as

\[ \omega_0 = \frac{g_{m2} g_{mb1}}{2 C_{gs2} C_{sh1}} \]  
(16)

where, \( \omega_0 \) is the cutoff frequency, \( g_m \) denotes the trans-conductance of transistors and \( C \) denotes the parasitic capacitance of transistors.

**6. SELF-BIASED BULK-DRIVEN CASCODE CURRENT MIRROR**

The existing circuit is illustrated in Figure 5 is a gate-driven CM which utilizes a compensating resistance \( M7 \) amid the gates of transistor \( M1 \) and \( M4 \) while the transistor \( M5 \) forms a super-cascode configuration with transistor \( M6 \) at the output terminal [22-25].

![Figure 5: Existing Self-Biased Cascode Current Mirror](image)

For accurate replication of current, current mirrors with high impedance is required. To increase the accuracy of analog circuitry for increased voltage signal amplitude and for accurate performance with low supply voltages high voltage swing of CM is desired. Figure 4 shows the proposed CM. Here, the transistors \( M1, M2, M3 \) and \( M4 \) forms a self-biased cascade CM. The self-biased configuration is used to obtain high output resistance, high voltage swing and to lower the power consumption.

**7. SIMULATION RESULTS**

The performance of a current mirror is measured in respect of accuracy, input/output resistance, input/output voltage compliance, bandwidth etc. The proposed circuit is designed to operate at lower voltages with higher bandwidth and better performance. Various parameters of proposed bulk-driven CM are compared with the existing gate-driven CM and is summarized in Table-1. Through analysis it was found that the bulk-driven CM circuit has better performance compared to the gate-driven CM circuit.
7. CONCLUSION

After analyzing various techniques for designing a high-performance CM, the bulk-driven CM is designed. The circuit is designed to operate at lower voltage with increased bandwidth and high output resistance of the circuit. On comparing various parameters of existing and proposed current mirror, it was found that the bulk-driven configuration has better input/output resistance compared to the gate-driven circuit while both the circuits utilize equal number of transistors.

REFERENCES


[22] Najeemulla Baig, Fazal Noorbasha, "CMOS Low Voltage LNA with Improved Noise Figure". International Journal of Innovative Technology and Exploring Engineering (IJITEE), ISSN: 2278-3075, Volume-8 Issue-6, April 2019, Page No. 606 - 609.


[24] P Ramakrishna, K Hari Kishore “DESIGN OF AN ULTRA-LOW POWER CMOS COMPARATOR FOR DATA CONVERTERS” Journal of Advanced Research in Dynamical and Control Systems, ISSN No: 1943-023X,

Vol No: 10, Special Issue No: 7, Page No: 1347-1352, June 2018.