

# Spin-Orbit-Torque Magnetic Tunnel Junction Transistor Based Area Efficient Low Power Non-Volatile Master-Slave Flip-Flop

Muthappa K A<sup>1,2</sup>, A. Sahaya Anselin Nisha<sup>2</sup>, Nithin K S<sup>3</sup>

<sup>1</sup>Assistant Professor, Coorg Institute of Technology, Ponnampet - 571216, India, [dayamuthappa@gmail.com](mailto:dayamuthappa@gmail.com)

<sup>2</sup>Research Scholar, Sathyabama Institute of Science and Technology, Chennai - 600119, India

<sup>2</sup>Associate Professor, Sathyabama Institute of Science and Technology, India, [anselinnisha.ece@sathyabama.ac.in](mailto:anselinnisha.ece@sathyabama.ac.in)

<sup>3</sup>Assistant Professor, National Institute of Technology, Mysore - 570008, India, [nithinks@nie.ac.in](mailto:nithinks@nie.ac.in)

## ABSTRACT

A Spin Orbit Torque (SOT) Magnetic-Tunnel-Junction (MTJ) transistor based area efficient F) is discussed in this paper. The modified NV-MSFF has consumed less area and less power consumption when compared to the existing NV-MSFF. Hence, the proposed NV-MSFF is more suitable for low power applications. The proposed NV-MSFF is designed and implemented as hybrid CMOS-Spintronics circuit using 45 nm CMOS process technology and Verilog-A model based MTJ-Transistor for Spintronics. The proposed NV-MSFF has been designed and simulated using Cadence Virtuoso-Analog-Design-Environment (ADE) with Spectre as the simulator and the simulation temperature as 27°C. The proposed NV-MSFF has 44% reduction in the area occupied. The overall energy requirement of the prevailing NV-MSFF is 1.961 μW whereas it is 194.2 nW only for modified NV-MSFF. The delay of the existing NV-MSFF is 1.175 ns whereas it is 383.3 ps only for the modified NV-MSFF. The proposed NV-MSFF outperforms in terms of area, power and the propagation time.

**Key words:** Low-Power, Magnetic-Tunnel-Junction (MTJ), Non-Volatile Master-Slave Flip-Flop (NV-MSFF), Spin-Orbit-Torque (SOT), Spintronics

## 1. INTRODUCTION


Electrical controlled Magnetic Tunnel Junction (MTJ) Transistors through spin-polarized current pulses provides greater opportunities to improve speed, power consumption, and device density in various applications such as memory devices [1]-[3], logic circuits [4] and RF oscillators [5]. Conventional two terminal MTJs are electrically controlled through spin transfer torques using spin-polarized technique [6]. Current-induced Spin-Orbit Torques (SOTs) have recently attracted greater attention for high-performance and low power spintronic applications [7]-[10]. An adaptive compact magnetic tunnel junction model and SOT-MTJ based CMOS-Spintronics hybrid NV-MSFF [11, 12] are intended for high performance low power computing and storage applications.

Recently, the Spin Orbit Torque (SOT) based non-volatile Static Random Access Memory (SRAM) circuits [13], [17]


are gaining more popular due to its low power consumption and the non-volatile property. MTJ-based low power non-volatile flip-flops [14], [18] are being used in the latest high-performance System on Chip (SoC) applications [22], [23]. Spin Transfer Torque (STT) based multi-bit nonvolatile flip-flops [15], [19] are being used for non-volatile storage applications. Energy and area efficient SOT based Non-volatile flip flop for power-gating [16] are employed in the latest SoC applications. Energy and Reliability Trade Offs were considered in Low Voltage ReRAM based Non-Volatile Flip Flop [20] for the high performance low power circuits. In this paper, Verilog-A model based SOTMTJ is connected to 45 nm CMOS transistors to realize the proposed design as CMOS-Spintronics hybrid circuit. Section-II deals with the existing work. Section-III describes the modified work and the Section-IV explains about the simulation results and analysis. Conclusion has been presented in Section-V.

## 2. EXISTING NV-MSFF

The existing NV-MSFF [12] operates like conventional CMOS flip-flop, while in active-mode. Once the back mode signal has been enabled, the data is stored by the SOT-MTJ devices by flipping the directions. Once the supply voltage is enabled, the stored data has been restored and the flip flop works as a conventional flip flop. To backup the latched bit by storing the bit within the PMTJs before gating Vdd OFF, the B signal is asserted high and the C signal has been held low.



**Figure 1:** NVFF based on three terminal PMTJs based nonvolatile-slave-latch [12]




**Figure 2:** Input-Output Signals of the Existing NV-MSFF Signals [12]

Once the B signal has been kept high, a programming-current will through the channel of both PMTJs due to the voltage difference between QC and QT. When QC is high and QT is low, inverter I1 sources current and inverter I2 sinks current, changing the magnetization of the FL of PMTJ1 and PMTJ2 to, respectively, P and AP states. Figures 1 and 2 shows the NVFT based on three terminal PMTJ's based Non volatile Slave latch and Input-Output signals of existing NVMSFF [21].

### 3. PROPOSED NV-MSFF

The proposed Non-Volatile Master-Slave-Flip-Flop has been designed as CMOS-Spintronics hybrid circuit. The proposed NV-MSFF has been designed using very less number of transistors compared to the existing NV-MSFF. The proposed NV-MSFF has been designed and implemented using Hybrid CMOS-Spintronics. The proposed NV-MSFF has been designed and implemented using 11 CMOS devices and 2 SOT-MTJ devices whereas the existing NV-MSFF was implemented using 25 CMOS devices and 2 SOT-MTJ devices. CMOS devices were taken from 45 nm CMOS process library and the Spintronic device SOT-MTJ has been realized using Verilog-A model. The schematic diagram of the proposed low power NV-MSFF has been depicted in Figure 3. The proposed NV-MSFF works in two phases according to the status of the clock pulse. During positive clock cycle, the data is stored in the back-to-back connected inverters in the master side and during the negative clock-cycle; the data will be stored in the slave side latch when the flip-flop is operated in the normal mode.



**Figure 3:** Schematic-Diagram of the modified low power NV-MSFF

Before the power supply is disabled, the “backup” signal has been activated to store the data present in the latch to SOT-MTJ device. Once the “backup” signal has been activated, the data present in the latch has been stored in SOT-MTJ which is a non-volatile storage element. Once the supply

voltage resumes back, the data stored during the stand-by mode will be restored to the back-to-back connected inverter by initiating the “Read” signal. The proposed NV-MSFF circuit has been designed and implemented using hybrid CMOS-Spintronics devices with an improvement of 44 % in the occupied area.


### 4. SIMULATION RESULTS AND DISCUSSION

The proposed SOT-MTJ based low power NV-MSFF has been designed and implemented using hybrid CMOS-Spintronic devices. CMOS devices are taken from 45nm CMOS process library and the Spintronic device has been implemented using Verilog-A model. The simulations were carried out in Cadence Virtuoso-Analog-Design-Environment (ADE) with Spectre. The simulation-parameters are listed-out in the Table 1.

**Table 1:** Simulation Parameters

Items	Descriptions
CMOS Process	45 nm CMOS
Supply Voltage	500 mV
Spin Transistor	SOT-MTJ
EDA Tool	Cadence Virtuoso ADE
Simulator	Spectre
Simulation Temperature	27 °C

The input and output signals of the proposed NV-MSFF has been shown in Figure 4. The “Backup” signal plays the key role in the non-volatile storage operation. The “Backup” signal is enable before the supply voltage “V<sub>dd</sub>” goes down. Once it is initiated, the data stored in the latch is stored in the SOT-MTJ devices in the Master and Slave sides. Once the supply voltage resumes, the “Restore” signal will be enabled to restore the data from the SOT-MTJ to the latch in both Master and Slave sides. After restoration process, the Master-Slave flip flop works as conventional flip flop. In the existing NV-MSFF, the non-volatile part was implemented using two SOT-MTJ devices in Slave whereas the non-volatile operation has been realized using one SOT-MTJ device both in the Master and Slave sides in the proposed NV-MSFF.



**Figure 4:** Input and Output Signals of the proposed low power NV-MSFF

The comparative analysis of the existing and the proposed NV-MSFF has been listed in Table. 2. The propagation delay of the existing NV-MSFF [12] is 1.175 ns whereas it is 383.3 ps only for modified NV-MSFF. The overall power requirement of the existing work is 1.961  $\mu\text{W}$  whereas it is 194.2 nW only for the proposed design. The existing circuit was implemented using 25 CMOS transistors and 2 SOT-MTJ devices whereas the proposed NV-MSFF uses 14 CMOS and 2 SOT-MTJ devices. The occupied area improvement is 44% by the proposed technique.


**Table 2:** Comparative Analysis

Parameter	Existing NV-MSFF [12]	Proposed NV-MSFF
Delay	1.175 ns	383.3 ps
Power	1.961 $\mu\text{W}$	0.178 $\mu\text{W}$
Number of Transistors	CMOS = 25	CMOS = 14
	MTJ = 2	MTJ = 2

**Table 3:** Impact of Temperature on Total Power Consumption

Simulation Temperature ( $^{\circ}\text{C}$ )	Total Power Consumption	
	Existing ( $\mu\text{W}$ )	Proposed ( $\mu\text{W}$ )
-25	3.376	0.164
0	4.592	0.172
25	5.811	0.177
50	7.046	0.182
75	8.281	0.186
100	9.516	0.190
125	10.772	0.193

The effect of operating temperature on overall power consumption of existing and the proposed NV-MSFF has been tabulated in Table 3. The effect of operating temperature on overall power consumption of existing and the proposed NV-MSFF has been plotted in Figure 5.



**Figure 5:** Effect of Temperature on Total Power Consumption

As the operating temperature increases the overall power requirement of the existing NV-MSFF upturns drastically whereas the impact of temperature is notably less on the overall power requirement of the proposed NV-MSFF.

## 5. CONCLUSION

Spin-Orbit-Torque-Magnetic-Tunnel-Junction (SOT-MTJ) transistor based area efficient low power Non-Volatile Master Slave Flip Flop (NV-MSFF) is discussed. The modified NV-MSFF has 44% reduction in the area occupied. The overall power requirement of the existing NV-MSFF is 1.961  $\mu\text{W}$  whereas the it is 194.2 nW only for the modified NV-MSFF. The propagation-delay of the existing NV-MSFF is 1.175 ns whereas it is 383.3 ps for the proposed NV-MSFF. The proposed NV-MSFF outperforms in terms of overall power, number of transistors required to implement the design and the propagation delay.

## REFERENCES

1. E. Chen et al., "Advances and future prospects of spin-transfer torque random access memory", *IEEE Trans. Magn.*, vol. 46, no. 6, pp. 1873–1878, Jun. 2010. <https://doi.org/10.1109/TMAG.2010.2042041>
2. S. Kanai et al., "Magnetization switching in a CoFeB/MgO magnetic tunnel junction by combining spin-transfer torque and electric field effect", *Appl. Phys. Lett.*, vol. 104, no. 21, pp. 212406.1–212406.3, May 2014.
3. H. Kubota et al., "Evaluation of spin-transfer switching in CoFeB/MgO/CoFeB magnetic tunnel junctions", *Jpn. J. Appl. Phys.*, vol. 44, nos. 37–41, pp. L1237–L1240, Sep. 2005. <https://doi.org/10.1143/JJAP.44.L1237>
4. X. Yao, J. Harms, A. Lyle, F. Ebrahimi, Y. Zhang, and J.-P. Wang, "Magnetic tunnel junction-based spintronic logic units operated by spin transfer torque", *IEEE Trans. Nanotechnol.*, vol. 11, no. 1, pp. 120–126, Jan. 2012.
5. Z. Zeng et al., "Ultralow-current-density and bias-field-free spin-transfer nano-oscillator", *Sci. Rep.*, vol. 3, Mar. 2013, Art. ID 1426. <https://doi.org/10.1038/srep01426>
6. D. C. Ralph and M. D. Stiles, "Spin transfer torques", *J. Magn. Magn. Mater.*, vol. 320, no. 7, pp. 1190–1216, Dec. 2007.
7. P. Gambardella and I. M. Miron, "Current-induced spin-orbit torques", *Philos. Trans. Roy. Soc. A*, vol. 369, no. 1948, pp. 3175–3197, Jul. 2011.
8. I. M. Miron et al., "Perpendicular switching of a single ferromagnetic layer induced by in-plane current injection", *Nature*, vol. 476, no. 7359, pp. 189–193, Aug. 2011.
9. L. Liu, O. J. Lee, T. J. Gudmundsen, D. C. Ralph, and R. A. Buhrman, "Current-induced switching of perpendicularly magnetized magnetic layers

- using spin torque from the spin Hall effect”, Phys. Rev. Lett., vol. 109, p. 096602, Aug. 2012.
10. Liu, C.-F. Pai, Y. Li, H. W. Tseng, D. C. Ralph, and R. A. Buhrman, “**Spin-torque switching with the giant spin Hall effect of tantalum**”, Science, vol. 336, no. 6081, pp. 555–558, May 2012. <https://doi.org/10.1126/science.1218197>
  11. Mohammad Kazemi, Engin Ipek and Eby G. Friedman, “**Adaptive Compact Magnetic Tunnel Junction Model**”, IEEE Trans. Elect. Dev., vol. 61, no. 11, pp. 3883-3891, Nov., 2014.
  12. Mohammad Kazemi, Graham E. Rowlands, Engin Ipek, Robert A. Buhrman and Eby G. Friedman, “**Compact Model for Spin–Orbit Magnetic Tunnel Junctions**”, IEEE Trans. Elect. Dev., vol. 62, no. 2, pp. 848-855, Feb., 2016.
  13. F.Oboril1, R.Bishnoi, M.Ebrahimi, M.Tahoori, G. Di Pendina, K.Jabeur2, and G.Prenat, “**Spin Orbit Torque memory for non-volatile microprocessor caches**”, 1st Intl. Workshop on Emerging Memory Solutions, DATE Conference, Dresden, Germany, Jan. 2016.
  14. Youngdon Jung, et al., “**An MTJ-based non-volatile flip-flop for high-performance SoC**”, Int. J. Circ. Theor. Appl. VOL. 42, pp. 394–406, Oct., 2014. <https://doi.org/10.1002/cta.1859>
  15. Christopher Münch, Rajendra Bishnoi and Mehdi B. Tahoori, “**Multi-bit non-volatile spintronic flip-flop**”, Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1229 - 1234, Mar. 2018
  16. Karim Ali, Fei Li, Sunny Y. H. Lua and Chun-Huat Heng, “**Energy- and Area-Efficient Spin–Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture**”, IEEE Trans. VLSI Sys, vol. 26, no. 4, pp. 630 - 638, Jan., 2018.
  17. J. M. Portal, et al., “**An Overview of Non-Volatile Flip-Flops Based on Emerging Memory Technologies**”, J. Elect. Sci. & Tech., Vol. 12, no. 2, pp. 173-181, Jun., 2014.
  18. Daisuke Suzuki, et al., “**A Compact Low-Power Nonvolatile Flip-Flop Using Domain-Wall-Motion-Device-Based Single-Ended Structure**”, IEICE Electronics Express, vol. 5, no. 2, pp. 1-11, Jun., 2014. <https://doi.org/10.1587/elex.11.20140296>
  19. Hao Cai, et al., “**Breakdown Analysis of Magnetic Flip-Flop With 28nm UTBB FDSOI Technology**”, IEEE Transactions on Device and Materials Reliability, vol. 2,no. 5, pp. 22-35, Jul. 2016.
  20. Ibrahim Kazi, et al., “**Energy or Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design**”, IEEE Trans. Circ. & Sys-I: Regular Papers, vol. 61, no. 11, pp. 3155-3164, Nov., 2014. <https://doi.org/10.1109/TCSI.2014.2334891>
  21. Gomathi.S et al.,”**Design of Low Area and High Speed Parallel FIR Digital Filter using Fast FIR Algorithm**”, International Journal of Emerging Trends in Engineering Research, 8(6), June 2020, 2861 - 2867 <https://doi.org/10.30534/ijeter/2020/100862020>
  22. Sundararaman K et al.,”**A Soft-Switched Bi-directional DC-DC Converter for a BLDC motor based Electric Vehicle**”, International Journal of Emerging Trends in Engineering Research, 8(6), June 2020, 2271 - 2277. <https://doi.org/10.30534/ijeter/2020/11862020>
  23. T.V.RamaKrishna et al., “**Electromechanical and RF performance analysis of MEMS shunt configuration switch**”, International Journal of Emerging Trends in Engineering Research, 7(11), November 2019, 563 - 568 <https://doi.org/10.30534/ijeter/2019/267112019>