



Development and Implementation of a Board Checker for Fast Loop Circuitry in Testing Microelectronic Packages

Jeffrey P. Abillar¹, Marilyn A. Aceron², Glenn N. Ortiz³, Mark Joseph B. Enojas⁴

¹Analog Devices Inc., General Trias Cavite, Philippines, jeffrey.abillar@analog.com

²Analog Devices Inc., General Trias Cavite, Philippines, Marilyn.aceron@analog.com

³Technological University of the Philippines Taguig, Philippines, glenn.46@yahoo.com

⁴Technological University of the Philippines Taguig, Philippines, markjoseph_enojas@tup.edu.ph

ABSTRACT

This paper presents a method of development and implementation of a board checker for Fast Loop Circuit (FLC) for Microelectronic Packages test. Some microelectronic package has fast loop circuitry which has instrumentation amplifiers installed. These are connected to the device under test (DUT) such as operational amplifiers test boards. A fast loop topology (FLT), which is composed of three instrumentation amplifiers, are used to function as precision close-loop gain blocks for the board checker. These amplifiers are used for differential measurements to obtain offset voltage and input bias current measurements. A program was developed to measure these parameters and to compute the gain for evaluation. The checking of such amplifiers in fast loop circuits needs more integrity to avoid rejects and down time in the production of microelectronic packages. A device interface board (DIB) is introduced to interface the DUT and the board checker. A case study was attempted to be resolved about returned products due of failure in meeting the desired specifications due to over acceptance of the board checker with large offset voltage and out of range bias current. Several samples of Analog Devices products were tested using the board checker. The results show that the developed checker was able to detect good samples with higher accuracy and repeatability and were recommended for use in test processes in the production of microelectronic packages.

Key words: Board checker, fast loop topology, microelectronic packages, instrumentation amplifiers

1. INTRODUCTION

Microelectronic packages produced by semiconductor companies are tested thru a device under test (DUT) boards, which are composed of different circuitries. A lot of testing is done from test devices such as automated test equipment (ATEs), to the DUTs are being done to ensure high quality microelectronic products. Other issues that may affect in

working in low powered microelectronic devices and its packaging, such as electrostatic discharge and material processing, are treated using sealing and protections [1][2][3]. In testing microelectronic products, isolating and debugging hardware is difficult specially when other manufacturers have different designs and standards. Therefore, testers, or sometimes called board checker should be able to adopt physically and electronically to the DUT. A device interface board (DIB) has been introduced to the test head of a tester which sends signals from the DUT to the tester for evaluation. In case studies that have been conducted, there are voltage offsets (VOS) found and verified through ATE and bench testing. The post-chemical de-capsulation showed no die surface anomaly and shows that instrumentation amplifiers installed for fast loop circuitry (FLC) in a microelectronic package with a program driven calibration factor obtains result that is significantly lower than the expected failed and thus results to customer returns due to voltage offset and over acceptance of lot.

1.1 Circuit or Board Checker

Circuit check or board check evolves and changes the test fixtures and systems of microelectronic product developers. This checkers has routine programs in automated test equipment (ATE) to verify the integrity of the circuit design and components. The system ATEs are designed to reduce the amount of test time needed to verify the functionality and quality control of microelectronic packages [4]. There are different metrics for assessment of microelectronic packages such as that incorporates assessment on performance, manufacturability, and efficiency [5]. Other than ATEs used for tests, some resorts on developing multifunctional test chips which extracts device properties [6]. There are also hardware checker modules developed which uses checker program to identify faults and prevent downtime [7].

1.2 Design Challenges

To reduce manufacturing costs and improve yield,

semiconductor devices are being tested before it is being put to the circuit boards. Tests are dependent of the test devices and test programs. On the other end, quality assurance is conducted while these devices are installed in the circuit board. Board checkers need such programs that could detect faults on the devices or on the specific part of the board, or sometimes called the site. Commonly, board checkers use servo loop topology which are composed of two operational amplifiers loop with one DUT and one Null amplifier. In this measurement process, the null or zero voltage is forced at the amplifier input, thus allowing the amplifier under test to measure the error. This setup is an error-sensing negative feedback that is used as a correcting signal. Other developers use simulation software to somehow predict the functionality of microelectronic packaging such as finite element analysis method. There is still exists a quest in predicting failures in designs in order to make better quality products [8][9]. Non-destructive means are also developed such as presented by [10] which uses acoustic microscopy. Additionally, drop tests are also conducted considering the solder quality and the reliability of microelectronic packages under worse conditions [11].

This research concentrates on board checking of instrumentation amplifiers in FLC installed in each production site for microelectronic packaging. The board checker is programmed and inserted for checking packages before starting setups to detect quality issues to make the isolation of devices to be efficient and fast in every start of the setup. A board checker was developed with DIB to interface FLC and the DUT in testing microelectronic packages. See Fig. 1 for the major sections of the low cost tester. As an advantage, this research lessens the customer return, detects lot over acceptance, and additionally helps technicians to easily identify board related issues in every initial setup in the low cost tester (LCT) by reducing the isolation time and predicting failures of boards in the sites. The board checker for the FLC is integrated to the low cost tester in Fig. 1, for microelectronic packages from Analog Devices Inc. (ADI) such as AD8045, AD8031, D8041, and AD8099 with completed SECNs. DUT boards with fast loop circuitry can check the functionality of instrumentation amplifiers prior to isolation. A program written in C++ was developed and generated for board checking and implemented by embedding it to the existing system in ADI Philippines.



Figure 1: Major sections of a low cost tester

2. METHODOLOGY

2.1 FLC for Circuit Checking

The fast loop topology (FLT) is a circuit which is composed of three instrumentation amplifier to allow checking of signals to the DUT. As an example, an operational amplifier is tested using the FLT developed as presented in Fig. 2. The critical test measurements that can be performed using the checker are the offset voltage (VOS), positive and negative input bias current across the DUT, and the instrumentation amplifier inputs. In this setup, the faulty component can be diagnosed and in result, reduce the probability of failure and lessen potential risks in the circuit. This was simulated using the NI Multisim.




Figure 2: Fast loop topology using three instrumentation amplifiers




Figure 3: Simulated Test for VOS




Figure 4: Simulated Test for ± Bias

2.2 FLC Circuit Analysis

In order to check the VOS, a relay should be de-energized such that $\pm 1V$ for two level testing is forced at FRC_VIN and/or QVI at the DUT output (FRC_VOUT) to serve as the

differential input at the instrumental amplifier. See Fig. 3. The measured output voltage is saved in a register for gain computation. To check the input bias current, a $\pm 3V$ for two level testing is forced at FRC_VIN and/or QVI at the DUT output (FRC_VOUT) to serve as the differential input at the instrumentation amplifier. The gain is computed using (1).

$$Gain = \frac{V_{out2} - V_{out1}}{V_{in2} - V_{in1}} \quad (1)$$

The V_{out1} and V_{out2} are the measured instrumentation amplifier output at first and second level differential output respectively, while the V_{in1} and V_{in2} is the first and second level differential input respectively. The values for the setup in Fig. 2 are as follows: R3 = 10k ohms; R4 = 200 ohms; Rb1 = 200 ohms; Rb2 = 200 ohms; R1 = 10k ohms; R2 = 200 ohms. For a positive level with gain of 100, FRC_VIN at 0V, and FRC_VOUT at 1V, V_{out1} is 1.951V and V_{in1} is 0.091512V. In the negative level with gain at 100, FRC_VIN at 0v, and FRCVOUT at -1V, V_{out2} is -1.951V, and V_{in2} is -0.091512V. These gain values should match the data sheet specifications.

2.3 Software Design and Project Development

A pseudo code has been constructed for the FLT that is present in the DIB. It can save measurements of the tester when compiled and run. The data is then evaluated from the tested units. The Software Engineering Change Notice (SECN) is accomplished as a proof when the process is complete and verified to be ready for production use.

2.4 Project Testing and Evaluation

The DIB is attached to the test head of the tester to validate and verify that the new program was generated. Loading the new program automatically performs checking fo the FLC and performs board checking. Several good and bad sample products are tested to calibrate and validate the board checker program. All of the test passed and verified. Accuracy and reliability test is conducted to meet the required criteria of the customer. Functionality test is also conducted to evaluate the capability of the board checker with different desired device specifications accordingly to the SECN.

3. RESULTS

3.1 Software and Hardware Design Results

Using the DIB, the board checker developed will be integrated to the existing low-cost tester. The DIB is mounted to the test head to load the program and start the analysis. The actual DIB is presented in Fig. 5. The actual application of LCT based testers used to copy production program to the saved

commands are used to edit or insert the new program. See Fig. 7.

A reflection of the file transfer protocol client application was used to replace the existing production program with the new board checker program. The pseudo code for the new program is presented in Fig. 6. The parameters are initialized first, given the resistor values mentioned in Section II.B. The current site is first identified so that it can locate the particular instrumentation amplifier. Both positive and negative parameters examined and the gain for each condition is computed for evaluation. The gain lower and upper limit is at 95 to 105. This process is done after the codes are transferred and run. The newly generated program is loaded into the board checker codes as presented in Fig. 8. This tester tool application presents only the LCT/CTS testers.




Figure 5: Actual Device Interface Board

Pseudo Code for Evaluation

```

1: initialize parameters Vin1, Vin2, Vout1, Vout2 and input given resistor values
2: identify current site
3: // for positive Ib gain
4: force FRC_Vout = 3V and FRC_Vin = 0V
5: calculate Offset Voltage gain of instrumentation amplifier Vos_inamp_gain
6: // for negative Ib gain
7: force FRC_Vout = -3V and FRC_Vin = 0V
8: calculate Offset Voltage gain of instrumentation amplifier Vos_inamp_gain
9: compute for gain
10: switch (sites)
11: {
12:     case 1: // for site 1
13:         if gain>95 && gain<105
14:             printf "passed"; // site 1 passed, proceed
15:         else
16:             printf "failed"; // proceed
17:     case 2: // for site 2
18:         if gain>95 && gain<105
19:             printf "passed"; // site 2 passed, proceed
20:         else
21:             printf "failed"; // proceed
22:     case 3: // for site 3
23:         if gain>95 && gain<105
24:             printf "passed"; // site 3 passed, proceed
25:         else
26:             printf "failed"; // proceed
27:     case 4: // for site 4
28:         if gain>95 && gain<105
29:             printf "passed"; // site 4 passed, proceed
30:         else
31:             printf "failed"; // proceed
32:     break;
33: }
```

Figure 6: Pseudo code for board checking




Figure 7: Terminal application used as input interface for inputting commands




Figure 8: Tester tool of LCT system




Figure 9: Board checker output




Figure 10: Detection of faulty VOS of instrumentation amplifier on site 4. a) circuitry, b) notification of error/fault

3.2 Functionality Results

Using the DIB, the board checker developed will be integrated to the existing low-cost tester. The DIB is mounted to the test head to load the program and start the analysis. The actual DIB is presented in Fig. 5. The actual application of LCT based testers used to copy production program to the saved commands are used to edit or insert the new program. See Fig. 7.

Board checker initiates checking when the developed program is loaded and run. Fig. 9 presents the board checker passed, satisfying the required parameters. Fault simulation was done by replacing reject instrumentation amplifier unit

on the DIB. This verifies that the new program is able to detect faulty circuitry and to identify the reject or damaged instrumentation amplifier, and detached components. The actual fault simulation was conducted by replacing one instrumentation amplifier unit from the DIB with defective or reject unit at site 4. See Fig. 10. Series of tests are conducted showing the specific error or fault on instrumentation amplifiers with bias on specific sites identified. See Fig. 11 and Fig. 12.




Figure 11: Detection of faulty instrumentation amplifier with Bias on site 2. a) circuitry, b) notification of error/fault




Figure 12: Detection of faulty instrumentation amplifier with Bias on site 4. a) circuitry, b) notification of error/fault

Data correlation was also conducted for comparative analysis of the old and the new program generated. Testing is repeatedly done a hundred times with good sample units to check the repeatability and to compare the old and the new program functionality. The results show that the old and the new program significantly match as presented in the data distribution. See Table 1. This signifies that the developed program functions well in terms of the parameters listed in Table 1. Therefore, the functions are kept using the new program yet having advantage of detecting faults in the in the offset voltage and the particular site where the device is located.

Table 1: Correlation Data comparing the parameter data between the old and new board checker program

Analysis Data View Report												Wednesday 22 May 2018			
Test	Test Name	Units	Test Results	Mean Std. Dev.	% Mean	Mean Old Platform	Mean New Platform	Signif. Spread Criteria	Std. Ratio	Std. Old Platform	Std. New Platform	Cpk Old Lo	Cpk Old Hi	Cpk New Lo	Cpk New Hi
1	Test Site	Pass	Pass	0.00	2.5	2.5	Pass	0.008765	1.2084	1.198434	0.7436	0.7436	0.744424	0.744424	
2	Comp Cap Pin Continuity	V	Pass	0.320618	0.020561	0.020561	Pass	0.000507	0.01792	0.01604	0.002628	34.05657	28.82699	34.24207	34.24207
3	Pin Ft +2.5V	mA	Pass	0.832099	14.93384	14.93707	Pass	1.14045	0.05870	0.057248	14.79209	3.41114	12.72048	13.13007	
4	Ia Di + 2.5V	mA	Pass	0.580793	1.40404	1.45719	Pass	1.01891	0.00588	0.005997	25.08379	10.74193	25.30809	10.74491	
5	Ia Ft + 5.0V	mA	Pass	0.687252	15.05551	15.04828	Pass	1.0821	0.05594	0.054917	11.48876	2.97291	15.51765	2.83328	
6	Ia Di + 2.5V	mA	Pass	0.410483	1.14452	1.174025	Pass	1.04312	0.00719	0.007144	33.00510	9.18844	31.41468	8.89729	
7	Ic OffRt + 2.5V	uV	Pass	3.111911	-2.14026	-0.91267	Pass	1.00251	3.31819	3.31819	28.32818	38.79153	42.16222	35.61863	
8	Ic OffRt + 5.0V	uV	Pass	0.124154	-42.93221	41.45119	Pass	1.07428	3.198374	3.425309	44.54134	53.42530	41.58208	48.627382	
9	Input Bias En +2.5V	uA	Pass	0.018144	-0.05351	-0.04483	Pass	0.86622	0.01376	0.01313	47.124754	49.71065	48.71897	51.43740	
10	Input Bias En +2.5V	uA	Pass	0.171251	-0.083981	-0.08905	Pass	0.82725	0.01130	0.00932	53.58911	58.4814	54.52683	70.91425	
11	Ic OffRt + 2.5V	uA	Pass	0.119291	33.59005	34.45341	Pass	0.89127	7.4857	8.65732	37.21924	34.71899	41.95362	38.39713	
12	Input Bias Ft +2.5V	uA	Pass	0.037017	-0.00939	-0.01448	Pass	1.04745	0.00725	0.00622	327.7000	277.6871	281.41969	191.92005	
13	Input Bias Ft +2.5V	uA	Pass	0.041539	-0.06883	-0.07142	Pass	0.82688	0.005	0.00509	377.37734	273.69021	456.92792	331.03844	
14	Ic OffRt + 2.5V	uA	Pass	0.07452	-0.02321	-0.02974	Pass	1.1341	0.008638	0.00932	38.11553	38.9818	33.64339	33.78445	
15	Input Bias En +5.0V	uA	Pass	0.19091	-0.05887	-0.05799	Pass	0.73781	0.00914	0.01015	48.82971	27.8303	218.31747	162.77917	
16	Ic OffRt + 5.0V	uA	Pass	0.390244	-3.14402	-3.1414	Pass	0.85456	0.0191	0.0059	189.4716	107.8240	205.42548	201.46195	
17	Ic OffRt + 5.0V	uA	Pass	1.318084	-37.35682	-18.38824	Pass	0.12342	46.79548	5.73025	4.83744	3.59944	40.9191	42.83174	
18	Input Bias En +5.0V	uA	Pass	0.157481	-0.07978	-0.07912	Pass	0.27275	0.00488	0.01577	8.70297	9.54722	35.9297	40.74299	
19	Input Bias En +5.0V	uA	Pass	2.562113	0.10971	0.10748	Pass	0.14973	0.004837	0.01184	7.85710	6.28788	53.29204	47.25135	
20	Ic OffRt + 5.0V	uA	Pass	0.097786	287.91025	284.68665	Pass	0.89987	107.24215	81.82268	1.24429	2.54118	18.81762	25.37977	
21	Logic Pin Leakage On	uA	Pass	0.11762	15.78868	15.77924	Pass	1.18321	0.04187	0.04995	38.15124	25.9433	32.19484	21.85647	
22	Logic Pin Leakage On	uA	Pass	0.13475	-34.28283	-34.60275	Pass	1.02421	0.10425	0.108716	19.74789	31.1145	18.82029	29.78952	
23	Logic Leakage On +2.5V	uA	Pass	0.08227	15.13131	15.16953	Pass	1.09828	0.04128	0.04414	33.22343	31.39289	21.91479	29.39972	
24	Logic Leakage On +2.5V	uA	Pass	0.097786	287.91025	284.68665	Pass	0.89987	107.24215	81.82268	1.24429	2.54118	18.81762	25.37977	
25	Ic OffRt + 2.5V	uV	Pass	0.17622	-37.94352	-37.10778	Pass	0.80213	0.48927	0.45229	8.73999	21.95485	9.48165	33.61406	
26	Ic OffRt + 2.5V	uV	Pass	0.08365	-28.78171	-28.05462	Pass	1.0874	0.47239	0.47483	11.41819	16.75298	11.34529	18.66827	
27	Ic OffRt + 5V	uV	Pass	0.19191	-29.1344	-29.29183	Pass	0.85491	0.487139	0.39629	11.92025	17.48878	13.14726	29.20991	
28	Ic OffRt + 5V	uV	Pass	0.44029	-29.0222	-29.26276	Pass	0.81916	0.51912	0.50029	9.3895	9.74141	9.39226	10.11011	
29	Cmtr Ft +2.5V	uV	Pass	0.548337	-1.86748	-1.89712	Pass	0.83800	1.21283	1.01874	2.29114	3.20813	2.76179	3.80586	
30	Cmtr Ft +5V	uV	Pass	0.81193	-0.1888	-0.18655	Pass	0.85261	0.28428	0.25476	11.1886	11.6506	12.91802	13.23716	
31	Input Ft +2.5V Resonance	uV	Pass	0.11008	91.86428	92.97844	Pass	0.78847	2.89789	1.4792	8.29725	7.88208	11.72562	10.79920	
32	Input Ft +5.0V Resonance	uV	Pass	0.11762	53.23668	53.62844	Pass	0.85521	0.21789	0.21919	48.8554	29.8426	48.89079	29.68827	
33	Pos Input Ft +2.5V Resonance	V	Pass	0.040173	1.11981	1.131749	Pass	0.5042	0.70964	4.16106	115.23822	28.84395	185.54882	48.68431	
34	Neg Input Ft +2.5V Resonance	V	Pass	0.08711	1.12582	1.125793	Pass	1.07484	3.72388	4.01246	201.51594	66.30989	187.59122	91.72283	
35	Pos Input Ft +5.0V Resonance	V	Pass	0.050268	1.44978	1.44899	Pass	1.1474	1.160974	1.589324	185.16208	38.24474	128.19627	33.52689	
36	Neg Input Ft +5.0V Resonance	V	Pass	0.099023	1.51414	1.514359	Pass	1.01442	3.72148	3.77086	209.72427	87.94329	209.34447	88.78900	
37	Pos Input Ft +2.5V Rn100	V	Pass	0.019348	1.20621	1.206205	Pass	0.89254	1.15436	1.40086	187.53312	48.85798	187.09762	55.72461	
38	Neg Input Ft +2.5V Rn100	V	Pass	0.07818	1.20481	1.20482	Pass	1.08969	1.819778	3.146936	181.01844	87.73592	278.19037	87.100879	
39	Pos Input Ft +5.0V Rn100	V	Pass	0.01024	1.19272	1.192629	Pass	0.89709	1.70202	1.63877	314.12921	189.89524	393.21628	178.148424	
40	Neg Input Ft +5.0V Rn100	V	Pass	0.040174	1.19176	1.191713	Pass	0.87349	1.87928	4.01467	183.59169	119.87838	274.48819	105.824838	
41	Pos Input Ft +5.0V Rn10	V	Pass	0.005349	1.18454	1.184525	Pass	0.81037	2.21956	1.88048	131.514459	25.82071	181.28279	31.448891	
42	Neg Input Ft +5.0V Rn10	V	Pass	0.01882	1.17994	1.17989	Pass	0.88301	4.87408	4.28288	187.95851	53.84147	217.32022	62.207495	
43	Pos Input Ft +5.0V Rn100	V	Pass	0.0091	1.35718	1.357148	Pass	0.91605	1.801189	1.810178	100.00718	125.8146	100.28995	28.94872	
44	Neg Input Ft +5.0V Rn100	V	Pass	0.01396	1.387171	1.386922	Pass	1.34881	4.88918	6.21825	208.88477	47.62906	196.61685	48.91421	

Table 2: Device Status with the board checker program

GENERIC	P-Specs (Fast Loop)	V-Specs	NOTE	Remarks	STATUS
AD817	GTP-00054	V01283	with relay	ECN 141573	Released.
AD8041	GTP-00054	V01183	with relay	ECN 141610	Released.
AD8031	GTP-00054	V01019	with relay	ECN 141613	Released.
AD8099	P-09576	V00281	w/o relay	ECN 141618	Waiting for Release
AD8045	P-09576	V00439	w/o relay	ECN 141617	Waiting for Release
AD829	GTP-00054	V00999	with relay	Done data gathering, for Raise of SECN	
AD9632	GTP-00054	V02786	with relay	Done data gathering, for Raise of SECN	
AD810	GTP-00054	v01248	with relay	Done data gathering, for Raise of SECN	
AD818	GTP-00054	v01216	with relay	For Data Gathering	
AD8055	GTP-00055	v01206	with relay	For Data Gathering	
AD811	GTP-00055	v01207	with relay	For Data Gathering	

3.3 Evaluation Results

An improvement on the performance of checker in each of the DUT available. About 700 devices were returned by the customer that were marked failed by the board checker. In these samples, the researchers took five different devices checked with the new board checker. These samples are ready for production and sent for SECN release. See Table 2. The generated board checker program is good for use in the production line.

4. CONCLUSION AND RECOMMENDATIONS

In this research, a board checker has been developed and implemented for FLC instrumentation amplifier as a solution to detect offset voltages. Two different boards with 10 devices on it were tested. The source QVI for every connected amplifier in each board was checked and determined to generate a command written in C++. The data shows that when an instrumentation amplifier is detached, error is detected and displayed using the program generated. Ten good samples were fed and checked. 10/10 was checked to be in good condition. Before the performing the device test, the functionality of the device or board can be verified using the tester developed.

Additional features can be added for the improvement of test process. One of the sought adjustments for improvement is fanning out the board check across all DIB to make larger scale test of devices.

ACKNOWLEDGEMENT

This paper is a collaborative initiative of Analog Devices Inc. and the Technological University of the Philippines Taguig for improving the processes and products in the production of microelectronic packages. The authors acknowledge the wisdom and guidance of the Lord Jesus Christ in conducting this study.

REFERENCES

- P. S. Kumar, "Design of Low Power Digital I/O Cell with ESD Circuit Protection," *International Journal of Advanced Trends in Computer Science and Engineering*, vol. 3, no. 1, pp. 322–325, 2014.
- M. Duhan and H. Saini, "Study and Analysis of Low Voltage Low Power Pipelined ADC," *International Journal of Advanced Trends in Computer Science and Engineering*, vol. 2, no. 2278, pp. 2012–2014, 2013.
- L. G. Vettraino and S. H. Risbud, "Current Trends in Military Microelectronic Component Packaging," *IEEE Transactions on Components and Packaging Technology*, vol. 22, no. 2, pp. 270–281, 1999. <https://doi.org/10.1109/6144.774744>
- J. E. Bombita, J. R. Alsado, G. N. Ortiz, and M. J. B. Enojas, "Comprehensive Measurement System for Electromechanical Relay," *International Journal of Advanced Trends in Computer Science and Engineering*, vol. 9, no. 1, pp. 199–204, 2020. <https://doi.org/10.30534/ijatcse/2020/3591.1.2020>
- C. E. Bauer and H. Hokden, "A new metric for microelectronic package assessment: application to micro/chip scale packages," *Proceedings of 1995 Japan*

- International Electronic Manufacturing Technology Symposium, Omiya, Japan, 1995, pp. 208-211.
6. K.-F. Tseng, Y.-H. Hsion & B.-J. Lwo. **A multifunctional test chip for microelectronic packaging and its application on RF property measurements,** International Journal of Electronics, 94:6, 633-643, 2007
 7. M. O. Pahanel, **“Hardware checker module,”** 2012 35th IEEE/CPMT Int. Electron. Manuf. Technol. Conf., pp. 1–3, 2012.
<https://doi.org/10.1109/IEMT.2012.6521753>
 8. S. Sun, J. Song, and Q. Huang, **“A compact system-level simulation method for modern microelectronic packaging,”** 2010 11th Int. Conf. Electron. Packag. Technol. High Density Packag., no. 1, pp. 74–76, 2010.
 9. M. van Soestbergen, R. T. H. Rongen, K. M. B. Jansen and W. D. van Driel, **“Development of an elaborate simulation tool for electrochemical failures in microelectronic packages,”** 2010 11th International Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems (EuroSimE), Bordeaux, 2010, pp. 1-1
<https://doi.org/10.1109/ESIME.2010.5464503>
 10. K. Wolter, M. Speck, and R. Heinze, **“Reliability Analysis in Microelectronic Packaging by Acoustic Microscopy,”** 28th Int. Spring Semin. Electron. Technol. Meet. Challenges Electron. Technol. Progress, 2005., pp. 436–443, 2005.
 11. F. Liu, Q. Wang, and L. Liang, **“Dynamic Substructure Method for Prediction of Solder Joint Reliability of IC Package under Drop Test,”** 2010 11th Int. Therm. Mech. Multi-Physics Simulation, Exp. Microelectron. Microsystems, pp. 1–5, 2010.
<https://doi.org/10.1109/ESIME.2010.5464574>