Volume 10, No.3, May - June 2021

International Journal of Advanced Trends in Computer Science and Engineering



Available Online at http://www.warse.org/IJATCSE/static/pdf/file/ijatcse1171032021.pdf https://doi.org/10.30534/ijatcse/2021/1181032021

# FPGA Seven-Segment-Display by Using Altera DE2-115 Board with Practice and Implementation

Waqas Saeed<sup>1</sup>, Luca Valcarenghi<sup>2</sup>, Hafiz M Mudassar Khan<sup>3</sup>, Maria Zuriaz<sup>4</sup>, Sajid Rehman Babar<sup>5</sup>, Akbar Ali<sup>6</sup>

<sup>1</sup> Department of Computer Science, Sub Campus Gomal University Tank, Pakistan, waqas.researchers@gmail.com

<sup>2</sup> TECIP Departemnt, Scuola Superiore Sant'Anna Pisa, Italy luca.valcarenghe@santannapisa.it

<sup>3</sup> Department of Computer Science, Superior University, Lahore, Pakistan, hafizmudassarkhan@gmail.com

<sup>4</sup> Department of Computer Science, Sub Campus Gomal University Tank, Pakistan, mariaz@gu.edu.pk

<sup>5</sup> Department of Computer Science, Sub Campus Gomal University Tank, Pakistan, srehmanbabar@gmail.com <sup>6</sup> Department of computer science, Federal Urdu University of Arts, Since and technology Islamabad, Pakistan, aakbarali18@gmail.com

#### ABSTRACT

This paper presents a simple implementation of Seven-Segment Displays in very simple way by using "Altera DE2-115 Board" to understand the idea for those students who are not in the field of Electrical and computer science field. Seven-Segment Displays are used to display input data on FPGA Device. The main focused of this paper is to implement and practice Seven-Segment Displays by using Verilog file in which we must write code in C++ and execution simulations on innumerable counter designs and implement designs on FPGA device utilizing Seven-Segment Displays and Switches. The control consumption and the delay of unit is predictable using the synthesizer "Quartus Prime" and get simulation result by using "ModelSim".

**Key Words**: Quartus Prime Software, ModelSim, Seven Segment Display, Altera DE2-115 Board.

## **1. INTRODUCTION**

Altera DE2 series boards have constantly been used for educational development. Features of Altera DE2-70 device responding to increased adaptable low-cost spectrum needs driven by the demand for mobile video, voice, data access, and the hunger for high-quality images but the new technology "Altera DE2-115" Cyclone ® IV series boards offer an optimal balance of low cost, low power consumption and a rich source of logical function, memory storage and DSP capabilities as compared to Altera DE2-70 series board.

Field Programmable Gate Array (FPGA) device that's mostly used for educational development in the field of electrical and computer science. In this paper Seven-Segment Displays is used to display Decimal Number by using HEX [1] and HEX [0] the values is set by using switches SW [7-4] and SW [3-0]. The values are symbolized by SW [7-4] and SW [3-0] to be displayed on HEX [1] and HEX [0], respectively. Circuit will be able to display the Decimal digits from (0 to 9). Each Verilog file description covers two blocks. These are input/output and architectural components. The input/output description specifies the input and output connections will be display on hardware "Altera DE2-115 Series Board".

#### 2. SEVEN SEGMENT DISPLAYS

To display implementation Seven-Segment Displays is the superlative approach. To perform any kind of implementation on Seven-Segment Displays unit requires very less wire, low-cost and simply available in the market [2]. In this paper component the Seven-Segment Displays unit is performed using the FPGA device which efficiently utilizes low-power for the implementation with lowest latency [1]. The Seven-Segment Displays unit name define as A, B, C, D, E, F and G as exposed in Figure.1. In this paper we will study how parallel combinations of "1" and "0" can display hexadecimal numbers. In this implementation Hexadecimal numbers from (0 to 9) are display by using Seven-Segment Displays. Each segment is controlled by a single bit and combinations of segments turned ON or OFF can display all the numbers from (0 to 9) and a few characters, such A, B, C, D, E, F and G as shown in Figure.1.



Figure 1: Seven-Segment Displays Unit.

## 2. BLOCK DIAGRAM OF ALTERA DE2-115 CYCLONE IV

In this diagram we specify the functionality of Alter DE2-115 board to provide maximum flexibility for the user and details about all connections are made through the Cyclone IV "Alter DE2-115 series board" FPGA device as shown in Figure 2 [3].



Figure 2: Block Diagram.

## 2.1 Board Altera DE-115



The focus of this paper is to study to get output on FPGA devices by using switches SW [3-0] and SW [7-4] to as input and HEX [0], HEX [1] (LCD) used as output by flashing Verilog file on Alter DE2-115 board as shown in figure 3.

Equipment Required:

- 1. Altera Quartus Prime software.
- 2. ModelSim
- 3. Altera DE2-115 board Development kit with 7.5-V DC power supply and USB cable.
- 4. USB Blaster Driver.

## 3. IMPLEMENTATION PROCESS STEP BY STEP

In this exercise we will use two Seven-Segment Display HEX [1] and HEX [0] as output and Eight switches SW [7-4] and SW [3-0] as input. We will display decimal numbers from (0 to 9) on Altera DE2-115 Board by using Seven-Segment Display as output as shown in Figure.3.

Open Quartus Prime Software Create a new project wizard as show infigure.4. The intent of this exercise is to write code in Verilog file to originate the logical functions are required for Seven-Segment Display. These Verilog files we will used to implementation on Alter DE2-115 board.



Figure 4: Creation of new project

Then click on "Next" button, after this we will be on this page. click on option "1" for the selection of directory of your project where you want to save your project then click on "Next" button as shown in Figure.6.

	1	New Project Wizard	
Directory, Name, T	Cop-Level Entity		
What is the working direct	ory for this project?		
C:/intelFPGA_lite/Projects	s/myproject		1
What is the name of this p	roject?		
myproject			
What is the name of the to design file.	p-level design entity for this proje	ect? This name is case sensitive and must	exactly match the entity name in the
myproject			
		2	
		$\overline{\Omega}$	

Figure 6: Selection of Computer Directory

In the next option we have to Select the cyclone family "Cyclone IV" and Device chip Number "EP4CE115F29C7" of your Alter DE2-115 Board as shown in Figure.7.

Device Board							
Select the family : You can install ad To determine the	ind device you want t ditional device suppo version of the Quartu:	o target for rt with the Ir s Prime soft	compilation. hstall Devices coi ware in which yo	mmand on the Too ur target device is	ols menu. supported, refer	to the <u>Device Support Lis</u>	t webpag
Device family			1	Show in 'Avail:	ible devices' list		
Family: Cyclor	e IV E		*	ackage:	Any	Any	
Device: All			Pin count	Any	Any		
Target device			Core speed gr	ade: Any	Any		
O Auto device	selected by the Fitter			Name filter:			
<ul> <li>Specific dev</li> <li>Other: n/a</li> </ul>	ce selected in 'Availat	ble devices' l	list	Show adva	nced devices		
Available devices				72			
Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded multipl	ier 9-bi '
EP4CE115F23I8	1.0V	114480	281	281 3	981312	532	
EP4CE115F29C	1.2V	114480	529	529 3	981312	532	
EP4CE115F29C	1.2V	114480	529	529 3	981312	532	
							>

Figure 7: Select the cyclone family "Cyclone IV"

Open "File" option and create a new "Verilog File" as shown in Figure.8.



Figure: 8 create a new "Verilog File

Create Verilog file with the name of "hexdigit" as shown in Figure 8 or any other name to write a code manually in C++ for derive the logic functions required for the Seven-Segment Display from (0 - 9) and specify each logic function as a Boolean expression as shown in Figure.9.



Figure: 9 Verilog file code in c++

Now Create another Verilog file with the name of "myproject" or any other name to write main function to call Verilog file "hexdigit" as show in Figure 9 to display (0 - 9) decimal on HEX [1] and HEX [0] by using Switches SW [7-4] and SW [3-0] as input as shown in Figure.10.



At the end clicks on "Start Compile" button from the upper menu bar as shown in Figure.11.



Figure 11: clicks on "Start Compile" button

When Compilation process finished open the "Modelsim" Software and create a new project imports both files that we already compiled "hexdigit" and "myproject" as shown in Figure.12.

Edit Vere Campte Souther Add Paper Tents Layor E Bookands Window Halp     Souther Southe	
Insert : Charter State Project international internationa	ColumnLayout AllColumns
Twee Statutings Ordehouted	- DL
Add items to the Project	
9.7%	× emcdified Type 2/2017 2/26 AM File folder 2/2017 718 AM File folder
Desidop Desidop 0/25	2/2018 7:30 AM File folder
manufacture and a second	9/2018 7:13 AM V File
Literary Of Project -	,
Transport         Theoding project wegas         Fe name:         Theoding project wegas           Treading project wegas         Fe name:         Theodopt.v" hypotiet.v"           Loading project wegas         Fes of type:         HOL Rew "v.*M.*wd.*wd.*wd.*wd.*wd.*wd.*wd.*wd.*wd.*wd	Open     Open     Cancel

Figure: 12 Import the files "hexdigit" and "myproject

Now press the button to Start Simulation from the upper menu bar. Now enter input, in my case I have entered "0010" for the switches SW [3-0] and "0110" for the switches SW [7-4] as shown in Figure.13 and Table1 Truth Table of Binary to Hexadecimal Conversion.



Figure: 13 Input for the switches SW [3-0] and SW [7-4]

Press the "Run" button from the upper menu bar and you will see the output of SW [3-0], SW [7-4] on HEX [0] and HEX [1] as shown in Figure.14.

#### 4. DISCUSSION AND RESULTS

The purpose of this paper to learn how to use switches as input and get output by using HEX [0] and HEX [1] LCDs on Altera DE2-115 Board FPGA Devices. The Figure 14 has shown the output of Hex [0] and Hex [1]. The simulation result shows the output for the Seven-Segments Display unit which have been generated by using "Modelsim" tool.

💫 Objects 🚃		🕫 Wave - Default					
* Name 1	🕈 🔍 124 ps 🖄 🕨	<b>&amp;</b> .	Msgs				
	0000 0100 0000		000000000000110 0100100	(0000000000001100010 (0100100			
			0000010	(0000010 GFEDCBA HEX [1]	GFEDCBA HEX [O]		

**Figure 14:** Simulation result by using Modelsim of seven segments display.

In Figure.13 and Figure.14 shows that its take 4-bit input by using switches SW [7-4] and SW [3-0] for Seven-Segments Display unit and the outputs are given as A, B, C, D, E, F and G which have been selected the segments matching to the input data in the form of the Boolean expression. The Seven-Segment Displays unit and their output corresponding segment are represented in their Boolean expression as shown in the Truth Tabel.1. [4]. The information in the truth table have been provided "ON means 0" and "OFF means 1". Truth Tabel 1 below shows the numbers used in hexadecimal and their equivalent in binary to decimal conversion.

## Truth Table of Binary to Hexadecimal Conversion

Table: 1 Truth Table of BCD input to Seven Segment



**Output on LCD of Altera DE2-115** 

We have used switches SW [7-4] and SW [3-0] as inputs for the implementation of circuit on "Altera DE2-115 board" and used HEX [0] and HEX [1] LCD for the Seven-Segments Display as output as show in Figure 15.



Figure.15. Output of Binary Sequence

## 5. CONCLUSION

Result of this implementation to learn how to specify the inputs by using switches and get output on HEX [0] and HEX [1] LEDs by using "Altera DE2-115 Board" FPGA device. The solution is to understand the idea of binary to hexadecimal conversion as show in Figure.15. "Altera DE2-115 Board" is significant for many applications in market today, so to get knowledge about implementation by using Verilog file practice on it as you want and performed simulations on various counter designs and implement designs on FPGA device utilizing switches, LEDs and seven-segment displays.

## REFERENCES

- 1. Wayne Wolf, FPGA-Based System Design, Prentice Hall, June 15, 2004
- Harold Thimble by, Reasons to Question Seven Segment Displays, CHI 2013, April 27–May 2, 2013, Paris, France, Copyright2013 ACM 978-1-4503-1899-0/13/04.
- Abdurrahman A.A.Emhemed / International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 3, May-Jun 2012, pp.748-751
- 4. IJISET International Journal of Innovative Science, Engineering & Technology, Vol. 1 Issue 5, July Be aware of the different meanings of the homophones "affect" (usually a verb) and "effect" (usually a noun), "complement" and "compliment," "discreet" and "discrete," "principal" (e.g., "principal investigator") and "principle" (e.g., "principle of measurement"). Do not confuse "imply" and "infer."