

Volume 8. No. 7, July 2020 International Journal of Emerging Trends in Engineering Research Available Online at http://www.warse.org/IJETER/static/pdf/file/ijeter61872020.pdf

https://doi.org/10.30534/ijeter/2020/61872020

Transformerless Inverter Topology for Single Phase Application with Elimination of Leakage Current

K.Rajkumar¹, Manikandan.R², Sethulakshmanan.N², Nidhish.T², Prasanth.M²

¹Assistant Professor, Department of Electrical and Electronics Engineering, Saranathan College of Engineering, Tiruchirappalli, Tamilnadu, India. avk.rajkumar@gmail.com ²Scholar, Department of Electrical and Electronics Engineering, Saranathan College of Engineering, Tiruchirappalli, Tamilnadu, India.

 $^2 tr.mani15 @gmail.com\ ,\ smartsethu98 @gmail.com\ nidhiships @gmail.com\ ,\ jeeva prasanth99 @gmail.com$

ABSTRACT

Various disadvantages such as increased weight, size and cost of single phase photovoltaic converter with transformer has urged the design engineers towards to the transformerless topologies. But, the main challenge of transformer less inverter topology is leakage current. In recent years, many leakage current reduction techniques have been addressed. Many of them are of galvanic isolation. Nevertheless the galvanic isolation can not only results the constant value of common mode voltage (CMV). Hence, it is not possible to achieve complete leakage current elimination. In this work, a transformerless single phase inverter with a clamping method is proposed to obtain constant CMV in all its operating modes. Additionally, a modified modulation approach is also proposed to enable a current path during the negative region of power. Consequently, it is possible to achieve reactive power region by the enabled bidirectional current path in the negative region of power. The result shows the complete clamping of the CMV and reactive power generation by the proposed system. Improved efficiency and reduction of harmonic distortions is also achieved.

Key words: CMV, Leakage current, PV, Power system; Reactive power; SiC, Transformerless Inverter; WBG.

1. INTRODUCTION

It is observed from the literature survey, various topologies of transformerless inverters have been dealt by numerous researches [1, 2, 3, 4]. Main demerit of transformerless inverters is its leakage current flow in absence of transformer. More leakage current flow increases total harmonic distortion (THD), electromagnetic interference (EMI) and thus escalates the overall system losses. In some cases, it may bring about personal safety issues [5]. In many transformerless inverter topologies, the efficiency has been increased by using unipolar modulation technique, thereby reducing the leakage current by truncating the AC side from DC side during the

freewheeling operation. This is just the well-known galvanic isolation approach.

Using this approach, various topologies have been introduced inclusive of famous HERIC inverter, H5 inverter and H6 inverter topologies [6, 7]. Since the CMV is unidentifiable by the operating modes, it is very important to note that the galvanic isolation alone cannot mitigate the leakage current. Therefore, modifications are required in modulation techniques and converter topologies as well.

Generally, obtaining unity power factor operation is being the primary objective of modulation techniques. As the grid connected operation of inverters require the reactive power generation as a desirable factor, the bipolar modulation techniques used to generate reactive power increase the switching losses and pull down the efficiency.

From [8, 9], it is found that Si MOSFET based transformerless inverter gives higher efficiency in reactive power generation, but there is a possibility of device failure because of inferior reverse recovery characteristics of Si MOSFET. The main aim of these inverters is to reduce the cost by avoiding complexity due to antiparallel conduction of diode. However, Sic MOSFET yields better performance on its reverse recovery due to shorter life time of its minority carrier [9, 10, 11].

For this reason, SiC MOSFET helps to generate the reactive power neither by modifying the structure of converter nor by increasing the number of freewheeling diodes. Due to the above fact, the wide band gap (WBG) power device, say SiC MOSFET is used in this work in order to offer the reactive power without any structural modification in the converter. Besides, lower THD and higher efficiency is achieved by operating the converter at 100 kHz switching frequency.

2. TOPOLOGY TO ELIMINATE THE LEAKAGE CURRENT

The novel inverter topology introduced in this work is derived from the regular H6 topology where the sixth switch has been repositioned and connected to the terminal 1. The novel topology and the switching patterns are presented in Figure 1 and 2. Compared to conventional inverter topologies the novel one has low conduction loss, since the number of conducting switches is reduced from six switches to five switches.

Meantime, it is worth to note that galvanic isolation can not only be the solution to maintain a constant value of CMV at the freewheeling process. During the freewheeling, the output terminals 1 and 2 of the inverter would float according to the DC input; hence it is not possible to determine the CMV with the switching processes. Because of this issue, complete control of the leakage current becomes impractical by the galvanic isolation.

Therefore an improved topology as shown in Figure 3 has been implemented using clamping method to obtain invariable CMV at the freewheeling state through which the elimination of leakage current is possible. In order to divide the voltage, the DC link capacitor is divided into two equal halves and connected in series. In the modified structure, an additional switch is inserted between the midpoint of the bifurcated capacitors and the middle of the freewheeling switches.

Since the available modulation techniques are not meant for freewheeling operation in negative region, the inverter cannot generate the reactive power [12, 13, 14]. However, the unipolar PWM can be applied in the negative power region only if the line voltage V_{12} has three voltage ranges such as $+V_{dc}$, $-V_{dc}$ and zero voltage.

Even then, the observation shows that the negative power region cannot attain zero voltage state in absence of current path. Hence, a modified modulation technique is applied as given in Figure 4 to eliminate the leakage current and to generate the reactive power [15].



Figure 1: Circuit Diagram of the proposed transformerless inverter topology



Figure 2: Modulation strategy of the proposed transformerless inverter



Figure 3: Modified transformerless inverter



Figure 4: Modified modulation technique

The generation of reactive power cannot be skilled in single-phase transformerless inverter topologies because the existing modulation techniques are not adopted for a freewheeling path in the negative power region [16]. During negative power region, the line to line voltage (V_{12}) must have three values, $+V_{dc}$, $-V_{dc}$, and zero [17]. It is notice that zero voltage states cannot be achieved in the negative power regions because there is no current path established, as illustrated in Figure 4. This modulation method is modified to eliminate the leakage current and to obtain reactive power generation, as shown in Figure 4.

K.Rajkumar et al., International Journal of Emerging Trends in Engineering Research, 8(7), July 2020, 3253 - 3258

3. MODULATION TECHNIQUE FOR REACTIVE POWER GENERATION

The modulation implemented in this work has 8 modes of operation under 4 regions. Polarity of the current and the voltage determines the power flow in these regions. The power is positive when they are in same polarity and negative when they are in opposite polarity. In the regions 2 and 4, the power flow is positive and it negative in the regions 1 and 3. The Table 1 gives the switching conditions of each mode of operation.

Mode	Operation	Power Region	Common Voltage
1	Active Mode	Positive	$V_{10} = V_{dc} \text{ and } V_{20} = 0$ $V_{cm} = \frac{V_{10} + V_{20}}{2} = \frac{1}{2}V_{dc}$
2	Free wheeling Mode	Positive	$V_{10} = V_{20} = \frac{1}{2} V_{dc}$ $V_{cm} = \frac{V_{10} + V_{20}}{2} = \frac{1}{2} V_{dc}$
3	Active Mode	Positive	$V_{10} = 0 \text{ and } V_{20} = V_{dc}$ $V_{cm} = \frac{V_{10} + V_{20}}{2} = \frac{1}{2}V_{dc}$
4	Free wheeling Mode	Positive	$V_{10} = V_{20} = \frac{1}{2}V_{dc}$ $V_{cm} = \frac{V_{10} + V_{20}}{2} = \frac{1}{2}V_{dc}$
5	Active Mode	Negative	$V_{10} = 0 \text{ and } V_{20} = V_{dc}$ $V_{dm} = V_{12} = -V_{dc}$ $V_{cm} = \frac{V_{10} + V_{20}}{2} = \frac{1}{2}V_{dc}$
6	Free wheeling Mode	Negative	$V_{10} = V_{20} = \frac{1}{2}V_{dc}$ $V_{dm} = V_{12} = 0$ $V_{cm} = \frac{V_{10} + V_{20}}{2} = \frac{1}{2}V_{dc}$
7	Active Mode	Negative	$V_{10} = V_{dc} \text{ and } V_{20} = 0$ $V_{cm} = \frac{V_{10} + V_{20}}{2} = \frac{1}{2}V_{dc}$
8	Free wheeling Mode	Negative	$V_{10} = V_{20} = \frac{1}{2}V_{dc}$ $V_{dm} = V_{12} = 0$ $V_{cm} = \frac{V_{10} + V_{20}}{2} = \frac{1}{2}V_{dc}$

Table 1: Modes of Opera



Figure 5: Current path during Mode 1

Mode 1: The switches S_1 , S_6 and S_4 are switched ON and the remaining switches are in OFF condition. The current flows through the switches S_6 and S_4 . But the switch S_1 doesn't carry any current and hence offers no conduction loss(figure 5).



Figure 6: Current path during Mode 2

Mode 2: The switches S_1 , S_3 , and S_7 are switched ON and other switches are switched OFF. The current flows through the path established by the switch S_1 and the diode of switch S_3 (figure 6).



Figure 7: Current path during Mode 3

Mode 3: The switches S_2 , S_3 and S_5 are switched ON and carry the current whereas other switches are kept OFF (figure 7).



Figure 8: Current path during Mode 4

Mode 4: The switches S_1 , S_3 and S_7 are switched ON and other switches are kept OFF. The current flows through the switch S_3 and the diode of S_1 (figure 8).



Figure 9: Current path during Mode 5

Mode 5: The switches S_2 , S_3 and S_5 are switched ON and the remaining switches are kept OFF. The freewheeling current flows through the diodes of switches S_2 , S_3 and S_5 (figure 9).



Figure 10: Current path during Mode 6

Mode 6: The switches S_1 , S_3 and S_7 are switched ON in this mode whereas other switches are kept OFF. The current flows through the switch S_1 , and the diode of the switch S_3 (figure 10).



Figure 11: Current path during Mode 7

Mode 7: The switches S_1 , S_4 and S_6 are switched ON and the other switches are kept OFF. During this period, freewheeling action is taken by the diodes of the switches S_4 and S_6 (figure 11).



Figure 12: Current path during Mode 8

Mode 8: The switches S1, S3 and S7 are switched ON in this mode and other switches are kept OFF. The current is thus flows through S3 and the diode of the switch S1. This switching state generates zero voltage condition (figure 12). The modified modulation technique helps to obtain the zero voltage so that the output contains $+V_{dc}$, $-V_{dc}$ and zero voltage state. Consequently, the modulation provides the bidirectional flow of current during negative region of power and thus offers reactive power.

4. RESULTS AND DISCUSSION

This research work is used MATLAB/SIMULINK software to design the proposed topology and to evaluate its performance. The circuit parameters of the designed system design are given in Table 2. The simulation was carried out in the switching frequency of 10 kHz.

Table 2: Des	ign paramet	ers of the inv	verter topology
--------------	-------------	----------------	-----------------

Parameters	Rating	
Input Voltage	800 V	
Grid Voltage	230 V	
Supply Frequency	50 Hz	
Switching Frequency	10 kHz	
DC Bus Capacitance	950 μF	
Parameters	Rating	
Parasitic Stray Capacitance	350 nF	
Output Power	3 kW	

It is observed that the voltage waveform of V_{10} and V_{20} are of oscillating nature. Furthermore, the common mode voltage V_{cm} is also oscillating and not being constant at 400V. This causes a leakage current flow that cannot be eliminated. To deal with this problem, the novel topology is thus modified by incorporating a clamping method. The respective common-mode characteristics, viz, V_{10} , V_{20} , V_{cm} and the leakage current are shown in Figure 13 in which the voltage waveforms of V_{10} and V_{20} are almost smooth and complementary. Because of this, the V_{cm} is clamped to a constant 400V throughout the operating period and leakage current elimination is achieved.



Figure 13: Common mode (CM) characteristics of the proposed topology

It is observed that the introduced modified topology performed well in handling the reactive power with lower harmonic distortion at the rate of 3.15% which is very lesser than that yielded by the conventional modulation techniques.

5. CONCLUSION

The stray capacitances established by the inverter circuit is charged and discharged by the common-mode voltage according to the switching frequency. Therefore, formation of a resonant circuit is possible by the stray capacitor, impedance of the grid and filter circuit inductances. Due to the formation of a resonant circuit, leakage current will flow through the parasitic components of the circuit. This leakage current results more system loss, higher distortions, interference issues and some safety issues. In this work, a modified inverter topology with an additional switch is proposed to obtain a constant CMV and to eliminate the leakage current. It also provides a current path at zero voltage state for reactive power generation with the modulation technique implemented.

6. FUTURE SCOPE

The electromagnetic interference (EMI) effect of the leakage current passing through the system can be analyzed in future work. During implementation in larger scale power generation in PV applications, the impact of EMI will be a greater concern.

ACKNOWLEDGEMENT

The authors wish to acknowledge the Head of the Department and entire staff of the Department of Electrical and Electronics Engineering, Saranathan College of Engineering, Tiruchirappalli.

REFERENCES

- Li, W., Gu, Y., Luo, H., Cui, W., He, X., & Xia, C. (2015) Topology review and derivation methodology of single-phase transformerless photovoltaic inverters for leakage current suppression. *IEEE Trans. Ind. Electron.* 62, 4537-4551 https://doi.org/10.1109/TIE.2015.2399278
- [2] Gupta, A.K., Joshi, M.S., & Agarwal, V. (2019) Improved Transformerless Grid-Tied PV Inverter Effectively Operating at Twice the Switching Frequency with Constant CMV and Reactive Power Capability, IEEE Journal of Emerging and Selected Topics in Power Electronics.
- [3] Ahmad, Z., & Singh, S.N. (2017), An improved single phase transformerless inverter topology for grid connected PV system with reduce leakage current and reactive power capability, *Solar Energy*, 157, 133-146

https://doi.org/10.1016/j.solener.2017.08.007

- [4] Sabry, A.H., Mohammed, Z.M., Nordin, F.H., Nik Ali N.H., & Al-Ogaili, A.S. (2020) Single-Phase Grid-Tied Transformerless Inverter of Zero Leakage Current for PV System, IEEE Access, 8, 4361-4371.
- [5] Lee, J., & Lee, K. (2014) New modulation techniques for a leakage current reduction and a neutral-point voltage balance in transformerless photovoltaic system using a three level inverter. *IEEE Trans. Power electron.*, 29, 1720-1732.
- [6] Zhang, L., Sun, K., Xing, Y., & Xing, M. (2014) H6 Transformerless Full-Bridge PV Grid-Tied Inverters. *IEEE Trans. Power Electron*, 29, 1299-1238.
 https://doi.org/10.1100/TEEL.2012.2260178

https://doi.org/10.1109/TPEL.2013.2260178

- [7] Gotekar, P., Muley, S., Kothari, D., & Umre, B. (2015) Comparison of full bridge bipolar, H5, H6 and HERIC inverter for single phase photovoltaic systems- A review. Proceedings of the 2015 Annual IEEE India Conference (INDICON), New Delhi, India, 1-6.
- [8] Almasoudi, F. M., Alatawi, K. S., and Matin, M. (2017). High efficiency three level transformerless inverter based on SiC MOSFETs for PV applications. 2017 IEEE International Conference on Electro Information Technology (EIT), Lincoln, NE. 617-622.
- [9] Chen, K., Zhao, Z., Yuan, L., Lu, T., & He, F. (2015) The Impact of Nonlinear Junction Capacitance on Switching Transient and Its Modeling for SiC MOSFET. *IEEE Trans. Electron Devices.* 62, 333–338.

- [10] Jordan, J., Esteve, V., Sanchis-Kilders, E., Dede, E.J., Maset, E., Ejea, J.B., & Ferreres, A. (2014) A comparative performance study of a 1200 V Si and SiC MOSFET intrinsic diode on an induction heating inverter. *IEEE Trans. Power Electron.* 29, 2550-2562.
- [11] Kusumoto, O., Ohoka, A., Horikawa, N., Tanaka, K., Niwayama, M., Uchida, M., Kanzawa, Y., Sawada, K., & Ueda, T. (2016) Reliability of Diode-Integrated SiC Power MOSFET (DioMOS). *Microelectron. Reliab.* 58, 158–163.
- [12] Freddy, T., Rahim, N., Hew, W., & Che, H. (2015) Modulation techniques to reduce leakage current in three phase transformerless H7 photovoltaic inverter. IEEE trans. Ind.electron., 62, 322-331. https://doi.org/10.1109/TIE.2014.2327585
- [13] Cha,W., Kim,K., Cho,Y., Lee, S., & Kwon, B. (2014) Evaluation and analysis of transformerless photovoltaic inverter topology for efficiency improvement and reduction of leakage current. IET power electron., 8, 255-267.
- [14] Guo, X., He, R., Jian, J., Lu, Z., Sun, X., & Guerrro, M.
 (2016) Leakage current elimination of four-leg inverter for transformerless three-phase PV system. *IEEE Trans. Power Electron.* 31, 1841-1846.
- [15] R.S.Figueredo, K.C.M. de Carvalho, N.R.N. Ama, & L. M.Junior, Leakage current minimization technologies for single-phase transformerless grid-connected PV inverter - An overview, *In Power Electronics Conference (COBEP)*, Brazilian, Oct. 2013, pp. 517-524.
- [16] K.S. Tey and S. Mekhilef, A reduced leakage current transformerless photovoltaic inverter *Renew*. *Energy*, vol. 86, pp. 1103-1112, Feb. 2016. https://doi.org/10.1016/j.renene.2015.09.039
- [17] Z. Ahmad and S. Singh, Single phase transformerless inverter topology with reduced leakage current for grid connected photovoltaic system *Electric Power System Research*, vol. 154, pp. 193-203, Jan. 2018. https://doi.org/10.1016/j.epsr.2017.08.031