



A New Architecture Design for CSLA

Shaik.firoz Basha¹, K.Satyavathi²

PG Student [VLSI], Dept. of ECE, Stanley Stephen college of Engg&Tech, Kurnool, A.P, India.¹

Assistant professor, Dept. of ECE, Malla Reddy Institute of Engg&Tech, Hyderabad, A.P, India.²

ABSTRACT: Carry Select Adder (CSLA) which provides one of the fastest adding performance. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. Recently a new CSLA adder has been proposed which performs fast addition, while maintaining low power consumption and less area. This work uses a simple and efficient gate-level modification. Based on this modification 8-, 16-, 32-, 64-b and 128-b square-root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. This work mainly focuses on implementing the 128 bit low power and area efficient carry select adder. The

I. INTRODUCTION

The Design of area- and power-efficient high-speed data path logic systems are one of the most substantial areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to propagate a carry through the adder. The sum for each bit position in an elementary adder is generated sequentially only after the previous bit position has been summed and a carry propagated into the next position.

The CSLA is used in many computational systems to alleviate the problem of carry propagation delay by independently generating multiple carries and then select a carry to generate the sum. However, the CSLA is not area efficient because it uses multiple pairs of Ripple Carry Adders (RCA) to generate partial sum and carry by considering carry input $C_{in}=1$ and $C_{in}=0$ then the final sum and carry are selected by the multiplexers (mux).

When we draw a block diagram or circuit diagram we define an input or output. However fast hardware is the gates or other things we have inside the circuit there will be a finite delay in the transmission of a signals this time is defined as propagation delay, of course depends on the length of the signal path as soon as the gates start switches transmission starts. When we want to design the fast circuit or fast system naturally we have to go for some solutions.

The basic idea of this work is to use Binary to Excess-1 Converter (BEC) instead of RCA with $C_{in}=1$ in the regular CSLA to achieve lower area and power consumption [2]–[4]. The main advantage of this BEC logic comes from the lesser number of logic gates than the n-bit Full Adder (FA) structure. The details of the BEC logic are discussed in Section III.

This brief is structured as follows. Section II deals with the delay and area evaluation methodology of the basic adder blocks. Section III presents the detailed structure and the function of the BEC logic. The SQRT CSLA has been chosen for comparison with the proposed design as it has a more balanced delay, and requires

proposed design has reduced area and power as compared with the regular SQRT CSLA with only a slight increase in the delay. This work evaluates the performance of the proposed designs in terms of delay, area, power, and their products by hand with logical effort and through custom design and layout in 0.18- μ m CMOS process technology. The results analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA. The proposed design has been developed using verilog HDL, synthesized and simulated using Xilinx ISE Simulator and verification is done using modelsim. Index Terms—Application-specific integrated circuit (ASIC), area-efficient CSLA, low power

lower power and area. The delay and area evaluation methodology of the regular and modified SQRT CSLA are presented in Sections IV and V, respectively. The ASIC implementation details and results are analyzed in Section VI. Finally, the work is concluded in Section VII.

II. DELAY AND AREA EVALUATION OF THE BASIC ADDER BLOCKS

The AND, OR, and Inverter (AOI) implementation of an XOR gate is shown in Fig. 1. The gates between the dotted lines are performing the operations in parallel and the numeric representation of each gate indicates the delay contributed by that gate.

The delay and area evaluation methodology considers all gates to be made up of AND, OR, and Inverter, each having delay equal to 1 unit and area equal to 1 unit. We then add up the number of gates in the longest path of a logic block that contributes to the maximum delay. The area evaluation is done by counting the total number of AOI gates required for each logic block. Based on this approach, the CSLA adder blocks of 2:1 mux, Half Adder (HA), and FA are evaluated and listed in Table I.




Fig. 1. Delay and Area evaluation of an XOR gate.

Adder blocks	Delay	Area
XOR	3	5
2:1 Mux	3	4
Half adder	3	6
Full adder	6	13

Table I.: Delay and Area Count

III. BEC

As stated above the main idea of this work is to use BEC instead of the RCA with $C_{in}=1$ in order to reduce the area and power consumption of the regular CSLA. To replace the n -bit RCA, an $n+1$ -bit BEC is required. A structure of a 6-b BEC are shown in Fig. 2.




Fig. 2: 6-b BEC.

Fig. 3 illustrates how the basic function of the CSLA is obtained by using the 6-bit BEC together with the mux. One input of the 12:6 mux gets as it input (B5,B4,B3, B2, B1, and B0) and another input of the mux is the BEC output. This produces the two possible partial results in parallel and the mux is used to select either the BEC output or the direct inputs according to the control signal C_{in} . The importance of the BEC logic stems from the large silicon area reduction when the CSLA with large number of bits are designed. The Boolean expressions of the 6-bit BEC is listed as (note the functional symbols ~ NOT,&AND,^XOR)

$$X0 = \sim B0$$

$$X1 = B0 \wedge B1$$

$$X2 = B2 \wedge (B0 \wedge B1)$$

$$X3 = B3 \wedge (B0 \wedge B1 \wedge B2)$$

$$X4 = B4 \wedge (B0 \wedge B1 \wedge B2 \wedge B3)$$

$$X5 = B5 \wedge (B0 \wedge B1 \wedge B2 \wedge B3 \wedge B4).$$




Fig.3, 6-b BEC with 12:6 mux.

IV. DELAY AND AREA EVALUATION OF REGULAR 128-B SQRT CSLA.

The structure of the 128-b regular SQRT CSLA is shown in Fig. 4. It has sixteen groups of different size RCA. The delay and area evaluation of first five groups are shown in Fig. 5, in which the numerals within [] specify the delay values, e.g., sum2 requires 10 gate delays. The steps leading to the evaluation are as follows.


- 1) The group2 [see Fig. 5(a)] has two sets of 2-b RCA. Based on the consideration of delay values of Table I, the arrival time of selection input $c1[t=7]$ of 6:3 mux is earlier than $S3[t=8]$ and later than $s2[t=6]$. Thus, $sum3[t=11]$ is summation of $S3$ and $MUX[t=3]$ and $SUM2[t=10]$ is summation of $C1$ and mux.
- 2) Except for group2, the arrival time of mux selection input is always greater than the arrival time of data outputs from the RCA's. Thus, the delay of group3 to group5 is determined, respectively as follows:
 $\{c6; sum[6:4]\} = c3[t=10] + mux$
 $\{c10; sum[10:7]\} = c6[t=13] + mux$
 $\{cout; sum[15:11]\} = c10[t=16] + mux.$
- 3) The one set of 2-b RCA in group2 has 2 FA for $C_{in}=1$ and the other set has 1 FA and 1 HA for $C_{in}=0$. Based on the area count of Table I, the total number of gate counts in group2 is determined as follows:

$$\text{Gate count} = 57(\text{FA} + \text{HA} + \text{MUX}).$$

$$\text{FA} = 39(3 * 13)$$

$$\text{HA} = 6(1 * 6)$$

$$\text{Mux} = 12(3 * 4)$$



- 4) Similarly, the estimated maximum delay and area of the other groups in the regular Sqrt CSLA are evaluated.




Fig4: 128-bit Regular carry select adder

V. DELAY AND AREA EVALUATION METHODOLOGY OF MODIFIED 128-B Sqrt CSLA

The structure of the proposed 128-b Sqrt CSLA using BEC for RCA with $C_{in} = 1$ to optimize the area and power is shown in Fig. 6. We again split the first 16-bits from the structure into five groups. The delay and area estimation of each group are shown in Fig. 7. The steps leading to the evaluation are given here.

1) The group2 [see Fig. 7(a)] has one 2-b RCA which has 1 FA and 1 HA for $C_{in}=0$. Instead of another 2-b RCA with $C_{in}=1$ a 3-b BEC is used which adds one to the output from 2-b RCA.

Based on the consideration of delay values of Table I, the arrival time of selection input $C1[t_{in}(t)=7]$ of 6:3 mux is earlier than the $S3[t=9]$ and $C3[t=10]$ and later than the $S2[t=4]$. Thus, the $sum3$ and final $C3$ (output from mux) are depending on $S3$ and mux and partial $C3$ (input to mux) and mux, respectively. The $sum2$ depends on $C1$ and mux.

2) For the remaining group's the arrival time of mux selection input is always greater than the arrival time of data inputs from the BEC's. Thus, the delay of the remaining groups depends on the arrival time of mux selection input and the mux delay.

3) the area count of group 2 is determined as follows :

$$\text{Gate count} = 43(\text{FA} + \text{HA} + \text{MUX} + \text{BEC})$$

$$\text{FA} = 13(1 \times 13)$$

$$\text{HA} = 6(1 \times 6)$$


$$\text{AND} = 1$$

$$\text{NOT} = 1$$

$$\text{MUX} = 12(3 \times 4)$$

$$\text{XOR} = 10(2 \times 5).$$

4) Similarly, the estimated maximum delay and area of the other groups of the modified Sqrt CSLA are evaluated. this Sqrt CSLA saves 113 gate areas than the regular Sqrt CSLA, with only 11 increases in gate delays. To further evaluate the performance, we have resorted to ASIC implementation and simulation.






Fig6: 128-bit modified carry select add

VI. FPGA IMPLEMENTATION RESULTS

The design proposed in this paper has been developed using Verilog- HDL and synthesized in Cadence RTL compiler using typical libraries of TSMC 0.18 um technology. The synthesized Verilog netlist and their respective design constraints file (SDC) are imported to Cadence SoC Encounter and are used to generate automated layout from standard cells and placement and routing [7]. Parasitic extraction is performed using Encounter's Native RC extraction tool and the extracted parasitic RC (SPEF format) is back annotated to Common Timing Engine in Encounter platform for static timing analysis. For each word size of the adder, The similar design flow is followed for both the regular and modified Sqrt CSLA. Table II exhibits the simulation results of both the CSLA structures in terms of delay, area and power. The area indicates the total cell area of the design and the total power is sum of the leakage power, internal power and switching power. The percentage reduction in the cell area, total power, power-delay product and the area-delay product as function of the bit size are shown in Fig. 8(a). Also plotted is the percentage delay overhead in Fig. 8(b). It is clear that the area of the 8-, 16-, 32-, 64-,128-b proposed Sqrt CSLA is reduced by 9.7%, 15%, 16.7%, and 17.4%, respectively. The total power consumed shows a similar trend of increasing reduction in power consumption 7.6%, 10.56%, 13.63%,and 15.46 % with the bit size. Interestingly,

the delay overhead also exhibits a similarly decreasing trend with bit size. The delay overhead for the 8, 16, and 32-b is 14%, 9.8%, and 6.7% respectively, whereas for the 64-b it reduces to only 3.76%. The power-delay product of the proposed 8-b is higher than that of the regular Sqrt CSLA by 5.2% and the area-delay product is lower by 2.9%. However, the power-delay product of the proposed 16-b Sqrt CSLA reduces by 1.76% and for the 32-b and 64-b by as much as 8.18%, and 12.28% respectively. Similarly the area-delay product of the proposed design for 16-, 32-, and 64-b is also reduced by 6.7%, 11%, and 14.4% respectively .

WORD SIZE	ADDER	DELA Y (ns)	AREA(N O.OF LUT'S)
16bit	Regular CSLA	17.53	47
	Modified CSLA	13.84	41
32bit	Regular CSLA	28.30	94
	Modified CSLA	22.88	80
64 bit	Regular CSLA	51.85	188
	Modified CSLA	40.97	168
128bit	Regular CSLA	126.42	376
	Modified CSLA	100.10	335

TABLE II: Comparison of The Regular And Modified Sqrt CSLA




Fig. 8. (a) Percentage reduction in the cell area, total power.




Fig. 8. (b) Percentage of delay overhead.

VII. CONCLUSION

A simple approach is proposed in this paper to reduce the area and power of Sqrt CSLA architecture. The reduced number of gates of this work offers the great advantage in the reduction of area and also the total power. The compared results show that the modified Sqrt CSLA has a slightly larger delay (only 3.76%), but the area and power of the 64-b modified Sqrt CSLA are significantly reduced by 17.4% and 15.4% respectively.

The power-delay product and also the area-delay product of the proposed design show a decrease for 16-, 32-, and 64-b sizes which indicates the success of the method and not a mere tradeoff of delay for power and area. The modified CSLA architecture is therefore, low area, low power, simple and efficient for VLSI hardware implementation. It would be interesting to test the design of the modified 128-b Sqrt CSLA.

REFERENCES:

- [1] O. J. Bedrij, "Carry-select adder," *IRE Trans. Electron. Comput.*, pp. 340–344, 1962.
- [2] B. Ramkumar, H.M. Kittur, and P. M. Kannan, "ASIC implementation of modified faster carry save adder," *Eur. J. Sci. Res.*, vol. 42, no. 1, pp. 53–58, 2010.
- [3] T. Y. Ceiang and M. J. Hsiao, "Carry-select adder using single ripple carry adder," *Electron. Lett.*, vol. 34, no. 22, pp. 2101–2103, Oct. 1998.
- [4] Y. Kim and L.-S. Kim, "64-bit carry-select adder with reduced area," *Electron. Lett.*, vol. 37, no. 10, pp. 614–615, May 2001.
- [5] J. M. Rabaey, *Digital Integrated Circuits—A Design Perspective*. Upper Saddle River, NJ: Prentice-Hall, 2001.
- [6] Y. He, C. H. Chang, and J. Gu, "An area efficient 64-bit square root carry-select adder for low power applications," in *Proc. IEEE Int. Symp. Circuits Syst.*, 2005, vol. 4, pp. 4082–4085.
- [7] Cadence, "Encounter user guide," Version 6.2.4, March 2008.